

## RELATED APPLICATIONS

This application relates to subject matter that is also the subject of the following U.S. Patents: U.S. Patent No. 5,311,481 to Casper et al. entitled "Wordline Driver Circuit Having a Directly Gated Pull-Down Device;" U.S. Patent No. 5,293,342 to Casper et al., entitled "Wordline Driver Circuit Having an Automatic Precharge Circuit;" U.S. Patent No. 5,162,248 to Dennison et al., entitled "Optimized Container Stacked Capacitor DRAM Cell Utilizing Sacrificial Oxide Deposition and Chemical Mechanical Polishing;" U.S. Patent No. 5,270,241 to Dennison et al., entitled "Optimized Container Stacked Capacitor Cell Utilizing Sacrificial Oxide Deposition and Chemical Mechanical Polishing;" U.S. Patent No. 5,229,326 to Dennison et al. entitled "Method for Making Electrical Contact With An Active Area Through Submicron Contact Openings and a Semiconductor Device;" U.S. Patent No. 5,340,763 to Dennison, entitled Multi Pin Stacked Capacitor and Process to Fabricate Same;" and U.S. Patent No. 5,340,765 to Dennison et al., entitled "Enhanced Capacitance Stacked Capacitor Using Hemispherical Grain Polysilicon."

This application also relates to subject matter which is the subject of the following co-pending patent applications: U.S. patent application S.N. 08/315,154 filed on September 29, 1994 in the name of Adrian Ong, entitled "A High Speed Global Row Redundancy System;" U.S. patent application S.N. 08/275,890 filed on July 15, 1994 in the name of Adrian Ong et al., entitled "Sense Circuit for Tracking Charge Transfer Through Access Transistors in a Dynamic Random Access Memory;" U.S. patent application S.N. 08/311,582 filed

1 on September 22, 1994 in the name of Adrian Ong et al., entitled "Memory  
2 Integrated Circuits Having On-Chip Topology Logic Driver, and Methods for  
3 Testing and Producing Such Memory Integrated Circuits;" U.S. patent  
4 application S.N. 08/238,972 filed on May 5, 1994 in the name of Manning et al.,  
5 entitled "NMOS Output Buffer Having a Controlled High-Level Output;" U.S.  
6 patent application S.N. 08/325,766 filed on October 19, 1994 in the name of Paul  
7 Zagar et al., entitled "An Efficient Method for Obtaining Usable Parts from a  
8 Practically Good Memory Integrated Circuit;" and U.S patent application S.N.  
9 08/164,163 filed on December 6, 1993 filed in the name of Troy Manning,  
10 entitled "System Powered with Inter-Coupled Charge Pumps."

11

12 **FIELD OF THE INVENTION**

13 This invention relates to the field of semiconductor devices, and more  
14 particularly relates to a high-density semiconductor random-access memory.

15

16 **BACKGROUND OF THE INVENTION**

17 A variety of semiconductor-based dynamic random-access memory devices  
18 are known and/or commercially available. The above-referenced '154, '890, '582,  
19 '972, and '766 applications and '481, '342, '248, '241, '326, '763, and '765 patents  
20 each relate to and describe in some detail how various aspects of semiconductor  
21 memory device technology have been and will continue to be crucial to the  
22 continued progress in the field of computing in general, and to the accessibility  
23 to and applicability of computer technology in particular.

1                   Advances in the field of physical and structural aspects of semiconductor  
2                   technology, for example various developments which have reduced the minimum  
3                   practical size of semiconductor structures to well within the sub-micron range,  
4                   have proven greatly beneficial in increasing the speed, capacity and/or  
5                   capability of state-of-the-art semiconductor devices. Notwithstanding such  
6                   advances, however, certain logical and algorithmical considerations must still  
7                   be addressed.

8                   In fact, some advances in semiconductor processing technology in some  
9                   sense make it particularly important, in some cases imperative, that certain  
10                  logical or algorithmical compensatory measures be taken in the designing of  
11                  semiconductor devices.

12                  For designers and manufacturers of semiconductor devices in general,  
13                  and for semiconductor memory devices in particular, there are numerous  
14                  considerations which must be addressed. Certain aspects of semiconductor  
15                  memory design become even more critical as their speed and density is  
16                  increased and their size is decreased. The present invention is directed to a  
17                  **memory device in which various design considerations are taken into account**  
18                  in such a manner as to yield numerous beneficial results, including speed and  
19                  density maximization, size and power consumption minimization, enhanced  
20                  reliability, and improved yield, among others.

21                  Memory integrated circuits (ICs) have a memory array of millions of  
22                  memory cells used to store electrical charges indicative of binary data. The  
23                  presence of an electrical charge in a memory cell typically equates to a binary

1 "1" value and the absence of an electrical charge typically equates to a binary  
2 "0" value. The memory cells are accessed via address signals on row and  
3 column lines. Once accessed, data is written to or read from the addressed  
4 memory cell via digit or bit lines. One important consideration in the design of  
5 semiconductor memory devices relates to the arrangement of memory cells, row  
6 lines, and column lines in a particular layout or configuration, commonly  
7 referred to as the device's "topology". Circuit topologies vary considerably  
8 among variously designed memory ICs.

9 One common design found in many memory circuit topologies is the  
10 "folded bit line" structure. In a folded bit line construction, the bit lines are  
11 arranged in pairs with each pair being assigned to complementary binary  
12 signals. For example, one bit line in the pair is dedicated to a binary signal  
13 DATA and the other bit line is dedicated to handle the complementary binary  
14 signal DATA\*. (The asterisk notation "\*" is used throughout this disclosure to  
15 indicate the binary complement of a signal or data value.)

16 The memory cells are connected to either of the bit lines in the folded  
17 pair. During read and write operations, the bit lines are driven to opposing  
18 voltage levels depending upon the data content being written to or read from the  
19 memory cell. The following example describes a read operation of a memory cell  
20 holding a charge indicative of a binary '1': The voltage potential of both bit lines  
21 in the pair is first equalized to a middle voltage level, for example, 2.5 volts.  
22 Then, the addressed memory cell is accessed and the charge held therein is  
23 transferred to one of the bit lines, raising the voltage of that bit line slightly

1 above that line's counterpart in the pair. A sense amplifier, or similar circuit,  
2 senses the voltage differential on the bit line pair and further increases this  
3 differential by increasing the voltage on the first bit line to, say, 5 volts, and  
4 decreasing the voltage on the second bit line to, say, 0 volts. The folded bit lines  
5 thereby output the data in complementary form.

6 One variation on the folded bit line structure is a so-called "twisted" bit  
7 line structure. Figure 1 illustrates a twisted bit line structure having bit line  
8 pairs DO/DO\* through D3/D3\* that flip or twist at junctions 1 across the array.  
9 Memory cells are coupled to the bit line pairs throughout the array.  
10 Representative memory cells 2a through 2n and 3a through 3n are represented  
11 in Figure 1 coupled to bit line pair DO/DO\*. The twisted bit line structure  
12 evolved as a technique to reduce bit-line interference noise during chip  
13 operation. Such noise is increasingly more problematic as memory capacities  
14 increase and the sizes of physical structures on the chip decrease. The twisted  
15 bit line structure is therefore particularly advantageous in larger memories,  
16 such as a 64 megabit (Mbit) or larger dynamic random access memory (DRAM).

17 A twisted bit line structure presents a more complex topology than the  
18 simple folded bit line construction. Addressing memory cells in the Figure 1  
19 layout is more involved. For instance, different addresses are used for the  
20 memory cells on either side of a twist junction 1. As memory ICs increase in  
21 memory capacity, yet stay the same or decrease in size, noise problems and  
22 other layout constraints force the designer to conceive of more intricate  
23 configurations. As a result, the topologies of these circuits become more and

1 more complex, and are more difficult to describe mathematically as each layer  
2 of complexity adds additional terms to a topology-describing equation. This in  
3 turn may give rise to more complex addressing schemes.

4 One problem that arises for memory ICs involves testing procedures. It  
5 is increasingly more difficult to test memory ICs that have intricate topologies.  
6 To test ICs, memory manufacturers often employ a testing machine that is  
7 preprogrammed with a complex boolean function that describes the topology of  
8 the memory IC. Conventional testing machines are capable of handling limited-  
9 sized addresses (e.g., 6-bits). As topologies grow more complex, however, such  
10 addresses may be incapable of fully addressing all individual cells for some test  
11 patterns. This renders the testing apparatus ineffective. Furthermore, if a user  
12 wishes to troubleshoot a particular memory device after some period of use, it  
13 is very difficult to derive the necessary boolean function for input to the testing  
14 machine without consulting the manufacturer.

15 The difficulties associated with memory IC testing become more manifest  
16 when a form of compression is used during testing to accelerate the testing  
17 period. It is common to write test patterns of all "1"s or all "0"s to a group of  
18 memory cells simultaneously. Consider the following example test pattern of  
19 writing all "1"s to the memory cells in the twisted bit line pairs of Figure 1.  
20 Under the testing compression, one bit is used to address four bit line pairs  
21 DO/DO\*, D1/D1\*, D2/D2\*, and D3/D3. Under conventional addressing schemes,  
22 the task of placing "1"s in all memory cells is impossible because it cannot be  
23 discerned from a single address whether the memory cell, in order to receive a

1 "1", needs to have a binary "1" or "0" placed on the bit line connected to the  
2 memory cell. Accordingly, testing machines may not adequately test memory  
3 ICs of complex topologies. Conversely, it is less desirable to test memory ICs on  
4 a per-cell basis, as the necessary testing period is too long.

5 Another consideration which must be taken into account in the design of  
6 memory ICs arises, as noted above, as a result of the extremely small size of  
7 various components (transistors, diodes, etc...) disposed on a single chip, which  
8 renders the chip susceptible to component defects caused, for example, by  
9 material impurities and fabrication hazards. In order to address such this  
10 problems, chips are often built with redundant components and/or circuits that  
11 can be switched-in in lieu of corresponding circuits found defective during  
12 testing or operation. Usually the switching-out of a defective component or  
13 circuit and the switching-in of a corresponding redundant element is  
14 accomplished by using programmable logic circuits which are activated by  
15 blowing certain fuse-type devices built into the chip's circuitry. The blowing of  
16 the fuse-type devices is normally performed prior to packaging, burn-in and  
17 delivery of the IC die.

18 The number of redundant circuits available in a given IC is of course  
19 limited by the space available on the chip. Allocation of IC area is balanced  
20 between the competing goals of providing the maximum amount of primary  
21 circuitry, while maintaining adequate redundancy.

22 Memory chips are particularly well suited to benefit from redundancy  
23 systems, since typical memory ICs comprise millions of essentially equivalent

1 memory cells, each of which capable of storing a logical 1 or 0 value. The cells  
2 are typically divided into generally autonomous "sections" or memory "arrays".  
3 For example, in a 16Mbit DRAM there may be 4 sections of 4Mbits apiece. The  
4 memory cells are typically arranged into an array of rows and columns, with a  
5 single row or column being referred to herein as an "element.". A number of  
6 elements may be grouped together to form a "bank" of elements.

7 Over the years, engineers have developed many redundancy schemes  
8 which strive to efficiently use the available space on an IC. One recent scheme  
9 proposed by Morgan (U.S. Patent No. 5,281,868) exploits the fact that  
10 fabrication defects typically corrupt physically adjacent memory locations. The  
11 scheme proposed in the Morgan '868 patent reduces the number of fuses  
12 required to replace two adjacent columns by using one set of  
13 column-determining fuses to address the defective primary column, and an  
14 incrementor for addressing an adjacent column. A potential problem with this  
15 scheme, however, is that sometimes only one column is defective. Thus, more  
16 columns may be switched-out than is necessary to circumvent the defect.

17 Another perceived problem with common redundancy systems is that  
18 redundant elements serving one SAB may not be available for use by other  
19 SABs. Providing this capability using conventional techniques results in a  
20 prohibitive number of interconnection lines and switches. Because the  
21 redundant circuitry located on each SAB may only be available to replace  
22 primary circuitry on that SAB, each SAB must have an adequate number of  
23 redundant circuits available to replace the most probable number of defective

1 primary circuits which may occur. Often, however, one SAB will have no  
2 defects, while another has more defects than can be replaced by its redundant  
3 circuitry. In the SAB with no defects, the redundant circuitry will be unused  
4 while still taking up valuable space. The SAB having too many defects may  
5 cause the entire chip to be scrapped.

6 While providing redundant elements in a semiconductor memory is  
7 effective in facilitating the salvage of a device having some limited number of  
8 defects in its memory array, certain other types of defects can cause the device  
9 to exhibit undesirable characteristics such as increased standby current, speed  
10 degradation, reduction in operating temperature range, or reduction in supply  
11 voltage range. Certain of these types of defects cannot be repaired effectively  
12 through redundancy techniques. Defects such as power-to-ground shorts in a  
13 portion of the array can prevent the device from operating even to the extent  
14 required to locate the defect in a test environment. Memory devices with limited  
15 known defects have been sold as "partials", "audio RAMs" or "off spec devices"  
16 provided that the defects do not prohibitively degrade the performance of the  
17 functional portions of the memory. The value of a partially functional device  
18 decreases dramatically as the performance of the device deviates from that of  
19 the standard fully-functional device. The desire to make use of devices with  
20 limited defects, and the problems associated with the performance of these  
21 devices due to the defects are well known in the industry.

22 The concept of providing redundant circuitry within a memory device  
23 addresses a problem that is essentially physical in nature, and, as noted above,

1 involves a trade-off in the allocation of chip area between primary and  
2 redundant elements. The aforementioned issue of device topology, on the other  
3 hand, provides a good illustration of a consideration which has both physical  
4 (electrical) and logical significance, since the twisted bit-line arrangement  
5 complicates the task of testing the device. Another example of a consideration  
6 which has both structural and logical impact involves the manner in which  
7 memory locations within a memory device are accessed.

8       Fast page mode DRAMs are among the most popular standard  
9 semiconductor memories today. In DRAMs supporting fast page mode  
10 operation, a row address strobe signal (/RAS) is used to latch a row address  
11 portion of a multiplexed DRAM address. Multiple occurrences of a column  
12 address strobe signal (/CAS) are then used to latch multiple column addresses  
13 to access data within the selected row. On the falling edge of /CAS an address  
14 is latched, and the DRAM outputs are enabled. When /CAS transitions high the  
15 DRAM outputs are placed in a high-impedance state (tri-state). With advances  
16 in the production of integrated circuits, the internal circuitry of the DRAM  
17 operates faster than ever. This high speed circuitry has allowed for faster page  
18 mode cycle times. A problem exists in the reading of a DRAM when the device  
19 is operated with minimum fast page mode cycle times. /CAS may be low for as  
20 little as 15 nanoseconds, and the data access time from /CAS to valid output  
21 data (tCAC) may be up to 15 nanoseconds; therefore, in a worst case scenario  
22 there is no time to latch the output data external to the memory device. For

1 devices that operate faster than the specifications require, the data may still  
2 only be valid for a few nanoseconds.

3 Those of ordinary skill in the art will appreciate that on a heavily loaded  
4 microprocessor memory bus, trying to latch an asynchronous signal that is valid  
5 for only a few nanoseconds can be very difficult. Even providing a new address  
6 every 35 nanoseconds requires large address drivers which create significant  
7 amounts of electrical noise within the system. To increase the data throughput  
8 of a memory system, it has been common practice to place multiple devices on  
9 a common bus. For example, two fast page mode DRAMs may be connected to  
10 common address and data buses. One DRAM stores data for odd addresses, and  
11 the other for even addresses. The /CAS signal for the odd addresses is turned  
12 off (high) when the /CAS signal for the even addresses is turned on (low). This  
13 so-called "interleaved" memory system provides data access at twice the rate of  
14 either device alone. If the first /CAS is low for 20 nanoseconds and then high  
15 for 20 nanoseconds while the second /CAS goes low, data can be accessed every  
16 20 nanoseconds (i.e., at a rate of 50 megahertz). If the access time from /CAS  
17 to data valid is fifteen nanoseconds, the data will be valid for only five  
18 nanoseconds at the end of each 20 nanosecond period when both devices are  
19 operating in fast page mode. As cycle times are shortened, the data valid period  
20 goes to zero.

21 There is a demand for faster, higher density, random access memory  
22 integrated circuits which provide a strategy for integration into today's personal  
23 computer systems. In an effort to meet this demand, numerous alternatives to

1 the standard DRAM architecture have been proposed. One method of providing  
2 a longer period of time when data is valid at the outputs of a DRAM without  
3 increasing the fast page mode cycle time is called Extended Data Out (EDO)  
4 mode. In an EDO DRAM the data lines are not tri-stated between read cycles  
5 in a fast page mode operation. Instead, data is held valid after /CAS goes high  
6 until sometime after the next /CAS low pulse occurs, or until /RAS or the output  
7 enable (/OE) goes high. Determining when valid data will arrive at the outputs  
8 of a fast page mode or EDO DRAM can be a complex function of when the  
9 column address inputs are valid, when /CAS falls, the state of /OE and when  
10 /CAS rose in the previous cycle. The period during which data is valid with  
11 respect to the control line signals (especially /CAS) is determined by the specific  
12 implementation of the EDO mode, as adopted by various DRAM manufacturers.

13 Methods to shorten memory access cycles tend to require additional  
14 circuitry, additional control pins and nonstandard device pinouts. The proposed  
15 industry standard synchronous DRAM (SDRAM), for example, has an additional  
16 pin for receiving a system clock signal. Since the system clock is connected to  
17 each device in a memory system, it is highly loaded, and it is always toggling  
18 circuitry in every device. SDRAMs also have a clock enable pin, a chip select  
19 pin and a data mask pin. Other signals which appear to be similar in name to  
20 those found on standard DRAMs have dramatically different functionality on  
21 a SDRAM. The addition of several control pins has required a deviation in  
22 device pinout from standard DRAMs which further complicates design efforts  
23 to utilize these new devices. Significant amounts of additional circuitry are

1 required in the SDRAM devices which in turn result in higher device  
2 manufacturing costs.

3 In order for existing computer systems to use an improved device having  
4 a nonstandard pinout, those systems must be extensively modified.  
5 Additionally, existing computer system memory architectures are designed such  
6 that control and address signals may not be able to switch at the frequencies  
7 required to operate the new memory device at high speed due to large capacitive  
8 loads on the signal lines. The Single In-Line Memory Module (SIMM) provides  
9 an example of what has become an industry standard form of packaging  
10 memory in a computer system. On a SIMM, all address lines connect to all  
11 DRAMs. Further, the row address strobe (/RAS) and the write enable (/WE) are  
12 often connected to each DRAM on the SIMM. These lines inherently have high  
13 capacitive loads as a result of the number of device inputs driven by them.  
14 SIMM devices also typically ground the output enable (/OE) pin making /OE a  
15 less attractive candidate for providing extended functionality to the memory  
16 devices.

17 There is a great degree of resistance to any proposed deviations from the  
18 standard SIMM design due to the vast number of computers which use SIMMs.  
19 Industry's resistance to radical deviations from standards, and the inability of  
20 current systems to accommodate the new memory devices tend to delay the  
21 widespread acceptance of non-standard parts. Therefore, only limited  
22 quantities of devices with radically different architectures will be manufactured  
23 initially. This limited manufacture prevents the reduction in cost which

1 typically can be accomplished through the manufacturing improvements and  
2 efficiencies associated with a high volume product.

3 There is another perceived difficulty associated with performing write  
4 cycles at increasingly high frequencies. In a standard DRAM, write cycles are  
5 performed in response to both /CAS and /WE being low after /RAS is low. Data  
6 to be written is latched, and the write cycle begins when the latter of /CAS and  
7 /WE goes low. In order to allow for maximum "page mode" operating  
8 frequencies, the write cycle is often timed out, so that it can continue for a short  
9 period of time after /CAS goes high, especially for "late write" cycles.  
10 Maintaining the write cycle throughout the timeout period eases the timing  
11 specifications for /CAS and /WE that the device user must meet, and reduces  
12 susceptibility to glitches on the control lines during a write cycle. The write  
13 cycle is terminated after the timeout period, and if /WE is high a read access  
14 begins based on the address present on the address input lines. The read access  
15 will typically begin prior to the next /CAS falling edge so that the column  
16 address to data valid specification can be met (tAA). In order to begin the read  
17 cycle as soon as possible, it is desirable to minimize write cycle time while  
18 guaranteeing completion of the write cycle. Minimizing the write cycle duration  
19 in turn minimizes the margin to some device operating parameters despite the  
20 speed at which the device is actually used. Circuits to model the time required  
21 to complete the write cycle typically provide an estimate of the time required to  
22 write an average memory cell. While it is desirable to minimize the write cycle  
23 time, it is also necessary to guarantee that enough time is allowed for the write

1 to complete, so extra delay may be added, making the write cycle slightly longer  
2 than required.

3 Throughout a memory device's product lifetime, manufacturing process  
4 advances and circuit enhancements often allow for increases in device operating  
5 frequencies. Write cycle timing circuits may need to be adjusted to shorten the  
6 minimum write cycle times to match these performance improvements. Fine  
7 tuning of these timing circuits is time consuming and costly. If the write cycles  
8 are too short, the device may fail under some or all operating conditions. If the  
9 write cycles are too long, the device may not be able to achieve the higher  
10 operating frequencies that are more profitable for the device manufacturers.

11 A further consideration to be addressed in the design of semiconductor  
12 devices that has both process and algorithmic significant relates to the relative  
13 physical locations of the various functional components on a given IC. Those of  
14 ordinary skill in the art will appreciate, for example, that including larger  
15 numbers of metallic or otherwise conductive layers within the allowable design  
16 parameters (so-called "design rules) of a particular species of semiconductor  
17 device can simplify, reduce, or mitigate certain logical hurdles. However,  
18 inclusion of more metal layers tends to increase the cost and complexity of the  
19 manufacturing process. Thus, while conventional wisdom may suggest grouping  
20 or locating particular elements of a semiconductor device in a certain area for  
21 algorithmic and/or logical reasons, such approaches may not be entirely optimal  
22 when viewed from the perspective of manufacturing and processing  
23 considerations.

1 Yet another consideration to be addressed in the design of semiconductor  
2 devices relates to the power supply circuitry for such devices. The design of  
3 systems which incorporate semiconductor devices such as microprocessors,  
4 memories, etc... is routinely constrained by a limited number of power supply  
5 voltages ( $V_o$ ). For example, consider a portable computer system powered by a  
6 conventional battery having a limited power supply voltage. For proper  
7 operation, different components of the system, such as a display, a processor,  
8 and memory employ several technologies which require power to be supplied at  
9 various operating voltages. Components often require operating voltages of a  
10 greater magnitude than the power supply voltage or in other cases involve a  
11 voltage of reverse polarity. The design of a system, therefore, includes power  
12 conversion circuitry to efficiently develop the required operating voltages. One  
13 such power conversion circuit is known as a charge pump.

14 The demand for highly-efficient and reliable charge pump circuits has  
15 increased with the increasing number of applications utilizing battery powered  
16 systems such as notebook computers, portable telephones, security devices,  
17 battery backed data storage devices, remote controls, instrumentation, and  
18 patient monitors, to name a few.

19 Inefficiencies in conventional charge pumps lead to reduced system  
20 capability and lower system performance in both battery and non-battery  
21 operated systems. Inefficiency can adversely affect system capabilities causing  
22 limited battery life, excess heat generation, and high operating costs. Examples  
23 of lower system performance include low speed operation, excessive delays in

1 operation, loss of data, limited communication range, and the inability to  
2 operate over wide variations in ambient conditions including ambient light level  
3 and temperature.

4 Product reliability is a product's ability to function within given  
5 performance limits, under specified operating conditions over time. "Infant  
6 mortality" is the failure of an integrated circuit (IC) early in its life due to  
7 manufacturing defects. Limited reliability of a charge pump can affect the  
8 reliability of the entire system.

9 To reduce infant mortality, new batches of semiconductor IC devices (e.g.,  
10 charge pumps) are "burned-in" before being shipped to customers. Burn-in is  
11 a process designed to accelerate the occurrence of those failures which are  
12 commonly at fault for infant mortality. During the burn-in process, the ICs are  
13 dynamically stressed at high temperature (e.g., 125 °C) and higher-than-normal  
14 voltage (for example, 7 volts for a 5 volt device) in cycles that can last several  
15 hours or days. The devices can be tested for functionality before, after, and even  
16 during the burn-in cycles. Those devices that fail are eliminated.

17 Conventional pump circuits are characterized by a two part cycle of  
18 operation and low duty cycle. Pump operation includes pumping and resetting.  
19 Duty cycle is low when pumping occurs at less than 50% of the cycle. Low duty  
20 cycle consequently introduces low frequency components into the output DC  
21 voltage provided by the pump circuit. Low frequency components cause  
22 interference between portions of a system, intermittent failures, and reduced  
23 system reliability. Some systems employed conventional pump circuits include

1 filtering circuits at additional cost, circuits to operate the pump at elevated  
2 frequency, or both. Elevated frequency operation in some cases leads to  
3 increased system power dissipation with attendant adverse effects.

4 During normal operation of a charge pump, especially charge pumps  
5 providing operating voltages higher than  $V_\alpha$  (boosted voltages), certain internal  
6 "high-voltage" nodes in the charge pump circuitry reach voltages having a  
7 magnitude significantly higher than either the power-supply voltage or the  
8 produced operating voltage (so-called "over-voltages"). These over-voltages can  
9 reach even higher levels under the dynamic stress high voltages during burn-in  
10 testing. When an IC charge pump is tested during a burn-in cycle, high burn-in  
11 over-voltages in combination with high burn-in temperatures can cause  
12 oxidation of silicon layers of the IC device and can permanently damage the  
13 charge pump.

14 In addition to constraints on the number of power supply voltages  
15 available for system design, there is an increasing demand for reducing the  
16 magnitude of the power supply voltage. The demand in diverse applications  
17 areas could be met with high efficiency charge pumps that operate from a  
18 supply voltage of less than 5 volts.

19 Such applications include memory systems backed by 3 volt standby  
20 supplies, processors and other integrated circuits that require either reverse  
21 polarity substrate biasing or booted voltages outside the range 0 to 3 volts for  
22 improved operation. As supply voltage is reduced, further reduction in the size  
23 of switching components paves the way for new and more sophisticated

1 applications. Consequently, the need for high efficiency charge pumps is  
2 increased because voltages necessary for portions of integrated circuits and  
3 other system components are more likely to be outside a smaller range.

4

5 **SUMMARY OF THE INVENTION**

6 The present invention is directed to a semiconductor dynamic random-  
7 access memory device which is believed to embody numerous features which  
8 collectively and/or individually prove beneficial and advantageous with regard  
9 to such considerations as have been described above.

10 In a disclosed embodiment of the invention, the memory device is a 64  
11 Mbit dynamic random-access memory device which comprises eight  
12 substantially identical 8 Mbit partial array blocks or PABs, with each pair of  
13 PABs comprising a 16 Mbit quadrant of the device. Between the top two  
14 quadrants and between the bottom two quadrants are column blocks containing  
15 I/O read/write circuitry, column redundancy fuses, and column decode circuitry.  
16 Column select lines originate from the column blocks and extend right and left  
17 therefrom across the width of each quadrant.

18 Each PAB in the memory array comprises eight substantially identical  
19 1Mbit sub-array blocks or SABs. Associated with each SAB are a plurality of  
20 local row decoder circuits which function to receive partially decoded row  
21 addresses from a column predecoder circuit and to generate local row addresses  
22 which are supplied to the SAB with which they are associated. This distributed

1 row decoding arrangement is believed to offer significant benefits with regard  
2 to the above-mentioned design considerations, among others.

3 Various pre-packaging and/or post-packaging options are provided for  
4 enabling a large degree of versatility, redundancy, and economy of design. In  
5 accordance with one aspect of the invention, certain programmable options of  
6 the disclosed device are programmable by means of both laser fuses and  
7 electrical fuses. For example, redundant rows and columns are provided which  
8 may be switched-in, either in pre- or post-packaging processing, in place of rows  
9 or columns which are found during a testing procedure to be defective. During  
10 pre-packaging processing, the switching-in of a redundant row or column is  
11 accomplished by blowing a laser fuse in an on-chip laser fusebank. Post  
12 packaging, redundant rows and columns are switched-in by addressing a nitride  
13 capacitor electrical fuse and applying a programming voltage to blow the  
14 addressed fuse.

15 In accordance with another aspect of the invention, a redundant row or  
16 column which is switched-in in place of a defective row or column but which is  
17 itself subsequently found to be defective can be cancelled and replaced with  
18 another redundant row or column.

19 In the RAS chain, circuitry is provided for simulating the RC time  
20 constant behavior of word lines and digit lines during memory accesses, such  
21 that memory access cycle time can be optimized.

22 Among the programmable options for the device in accordance with the  
23 present invention is an option for selectively disabling portions of the device

1 which cannot be repaired with the device's redundancy circuitry, such that a  
2 memory device of smaller capacity but with an industry-standard pinout is  
3 obtained.

4 Test data compression circuitry is provided for optimizing the process of  
5 testing each cell in the array. In addition, on-chip topology circuitry is provided  
6 for simplifying the testing procedure.

7 In accordance with another aspect of the present invention, an improved  
8 voltage generator for supplying power to the memory device is provided. The  
9 voltage generator includes an oscillator, and a plurality of charge pump circuits  
10 forming one multi-phase charge pump. In operation, each pump circuit, in  
11 response to the oscillator, provides power to the memory device for a time, and  
12 enables a next pump circuit of the plurality to supply power at another time.

13 According to a first aspect of such a system, power is supplied to the  
14 memory device in a manner characterized by continuous pumping, thereby  
15 supplying higher currents. The charge pump circuits can be designed so that  
16 the voltage generator provides either positive or negative output voltages.

17 The plurality of charge pumps cooperate to provide a 100% pumping duty  
18 cycle. Switching artifacts, if any, on the pumped DC voltage supplied to the  
19 memory device are of lower magnitude and are at a frequency more easily  
20 removed from the pumped DC voltage.

21 A signal in a first pump circuit is generated for enabling a second pump  
22 circuit. By using the generated signal for pump functions in a first pump and  
23 for enabling a second pump, additional signal generating circuitry in each pump

1       is avoided. Each pump circuit includes a pass transistor for selectively coupling  
2       a charged capacitor to the memory device when enabled by a control signal. By  
3       selectively coupling, each pump circuit is isolated at a time when the pump is  
4       no longer efficiently supplying power to the memory device.

5           Each pump circuit operates at improved efficiency compared to prior art  
6       pumps, especially in MOS integrated circuit applications wherein the margin  
7       between the power supply voltage ( $V_{\infty}$ ) and the threshold voltage ( $V_t$ ) of the pass  
8       transistor is less than about 0.6 volts. Greater efficiency is achieved by driving  
9       the pass transistor gate at a voltage further out of the range between ground  
10      and  $V_{CC}$  voltages than the desired pump voltage is outside such range.

11          In an alternative embodiment, the memory device includes a multi-phase  
12       charge pump, each stage of which includes a FET as a pass transistor. The  
13       substrate of the memory device is pumped to a bias voltage having a polarity  
14       opposite the polarity of the power signal,  $V_{\infty}$ , from which the integrated circuit  
15       operates. By developing a control signal as the result of a first stepped voltage  
16       and a second stepped voltage, and applying the control signal to the gate of the  
17       FET, efficient coupling of a pumped charge to the substrate results. High-  
18       voltage nodes of the memory device can be coupled to protection circuits which  
19       clamp down over-voltages during burn-in testing, thus allowing accurate burn-  
20       in testing while preventing over-voltage damage.

21          In a preferred embodiment of the present invention, the protection circuit  
22       is built as part of a charge pump integrated circuit which supplies a boosted  
23       voltage to a system. The charge pump has at least one high-voltage node.

1 Protection circuits are coupled to each high-voltage node. Each protection  
2 circuit includes a switching element and a voltage clamp coupled in series. The  
3 voltage clamp also couples to the high-voltage node, while the switching element  
4 can also couple to a reference voltage source. A burn-in detector can detect  
5 burn-in conditions and enable the protection circuits. The switch element  
6 activates the voltage clamp, and the voltage clamp clamps down the voltage of  
7 the high-voltage node, thus avoiding over-voltage damage.

8

9 **BRIEF DESCRIPTION OF THE DRAWINGS**

10 Various features and advantages of the present invention will perhaps be  
11 best appreciated with reference to a detailed description of a specific  
12 embodiment of the invention, when read in conjunction with the accompanying  
13 drawings, wherein:

14 Figure 1 is a diagram illustrating a prior art twisted bit line configuration  
15 for a semiconductor memory device;

16 Figure 2 is a layout diagram of a 64Mbit dynamic random access memory  
17 device in accordance with one embodiment of the invention;

18 Figure 3 is another layout diagram of the memory device from Figure 2  
19 showing the arrangement of row fusebank circuits therein;

20 Figure 4 illustrates the layout of row fusebank circuits from the diagram  
21 of Figure 3;

22 Figure 5 is a diagram illustrating the row and column architecture of the  
23 memory device from Figure 2;

1           Figure 6 is another layout diagram of the memory device from Figure 2  
2        showing the arrangement of column block circuits, bond pads, row fusebanks  
3        and peripheral logic therein;

4           Figure 7 is a bond pad and pinout diagram for the memory device from  
5        Figure 2;

6           Figure 8 is a block diagram of a column block segment from the memory  
7        device of Figure 2;

8           Figure 9 is another layout diagram of the memory device from Figure 2  
9        showing the arrangement of column fusebank circuits therein;

10          Figure 10 is a diagram illustrating the configuration of a typical column  
11        fusebank from the memory device of Figure 2;

12          Figure 11 is a diagram setting forth the correlation between predecoded  
13        row addresses and laser fuses to be blown, and between row fusebanks and row  
14        addresses in the memory device of Figure 2;

15          Figure 12 is a diagram setting forth the correlation between predecoded  
16        column addresses and laser fuses to be blown, and between column fusebanks  
17        and pretest addresses in the memory device of Figure 2;

18          Figure 13 is a layout diagram showing the bitline and input/output (I/O)  
19        line arrangement in the memory device of Figure 2;

20          Figure 14 is another layout diagram showing the bitline and I/O line  
21        arrangement and local row decoder circuits in the memory device of Figure 2;

22          Figure 15 is a schematic diagram of a portion of the memory device of  
23        Figure 2 including bitlines and primary sense amplifiers therein;

1                  Figure 16 is a schematic diagram of a primary sense amplifier from the  
2 memory device of Figure 2;

3                  Figure 17 is a schematic diagram of a DC sense amplifier circuit from the  
4 memory device of Figure 2;

5                  Figure 18 is a layout diagram illustrating the data topology of the  
6 memory device of Figure 2;

7                  Figure 19 is a schematic diagram of a row address predecoder from the  
8 memory device of Figure 2;

9                  Figure 20 is a schematic diagram of a local row decoder from the memory  
10 device of Figure 2;

11                Figure 21 is a schematic diagram of a word line driver from the memory  
12 device of Figure 2;

13                Figure 22 is a table identifying various laser and electrical fuse options  
14 available for the memory device of Figure 2;

15                Figure 23 depicts the inputs and outputs to bonding and fuse option  
16 circuitry for the memory device of Figure 2;

17                Figure 24 is a block diagram of the 32MEG option circuitry for  
18 transforming the memory device of Figure 2 into a 32Mbit device;

19                Figure 25 is a schematic diagram of the circuitry associated with bonding  
20 options available for the memory device of Figure 2;

21                Figure 26 is a schematic diagram of circuitry associated with an extended  
22 data out (EDO) option for the memory device of Figure 2;

1           Figure 27 is a schematic diagram of circuitry associated with addressing  
2           option fuses in the memory device of Figure 2;

3           Figure 28 is a schematic diagram of laser fuse address predecoding  
4           circuitry in the memory device of Figure 2;

5           Figure 29 is a schematic diagram of laser fuse ID circuitry associated with  
6           a 64-bit identification word option in the memory device of Figure 2;

7           Figure 30 is a schematic/block diagram of circuitry implementing  
8           combination laser and electrical fuse options in the memory device of Figure 2;

9           Figure 31 is a schematic diagram of circuitry for disabling fuse options in  
10          the memory device of Figure 2;

11          Figure 32 is a schematic diagram of circuitry for disabling backend repair  
12          options in the memory device of Figure 2;

13          Figure 33 is a table identifying sections of the memory device of Figure  
14          2 that are deactivated in response to certain fuse option fuses being blown in the  
15          memory device of Figure 2;

16          Figure 34 identifies the inputs and outputs to the circuitry for disabling  
17          the 32MEG option of the memory device of Figure 2;

18          Figure 35 is a schematic diagram of a supervoltage detector and latch  
19          circuit utilized in connection with the 32MEG option of the memory device of  
20          Figure 2;

21          Figure 36 is a schematic diagram of circuitry implementing the 32MEG  
22          laser fuse option for the memory device of Figure 2;

1                   Figure 37 identifies the inputs and outputs to control logic circuitry in  
2                   the memory device of Figure 2;

3                   Figure 38 is a schematic diagram of an output enable (OE) buffer in the  
4                   memory device of Figure 2;

5                   Figure 39 is a schematic diagram of a write enable (WE) signal generator  
6                   circuit in the memory device of Figure 2;

7                   Figure 40 is a schematic diagram of a column address strobe (CAS) signal  
8                   generating circuit in the memory device of Figure 2;

9                   Figure 41 is a schematic diagram of an extended data out (EDO) signal  
10                  generating circuit in the memory device of Figure 2;

11                  Figure 42 is a schematic diagram of an extended column (ECOL) delay  
12                  signal generating circuit in the memory device of Figure 2;

13                  Figure 43 is a schematic diagram of a row address strobe (RAS) signal  
14                  generating circuit in the memory device of Figure 2;

15                  Figure 44 is a schematic diagram of an output enable generate and early  
16                  latch circuit in the memory device of Figure 2;

17                  Figure 45 is a schematic diagram of a CAS-before-RAS (CBR) and Write  
18                  CAS-before-RAS (WCBR) signal generating circuit in the memory device of  
19                  Figure 2;

20                  Figure 46 is a schematic diagram of a power-up column buffer generator;

21                  Figure 47 is a schematic diagram of a write enable/CAS lock (WE/CAS  
22                  Lock) circuit in the memory device of Figure 2;

1           Figure 48 is a schematic diagram of a read/write control circuit in the  
2        memory device of Figure 2;

3           Figure 49 is a schematic diagram of a word line tracking driver circuit in  
4        the memory device of Figure 2;

5           Figure 50 is a schematic diagram of a word line driver circuit in the  
6        memory device of Figure 2;

7           Figure 51 is a schematic diagram of a word line track high circuit in the  
8        memory device of Figure 2;

9           Figure 52 is a schematic diagram of a RAS Chain circuit in the memory  
10      device of Figure 2;

11        Figure 53 is a schematic diagram of a word line enable signal generator;

12        Figure 54 is a schematic diagram of circuitry for generating sense  
13      amplifier equalization and isolation control signals in the memory device of  
14      Figure 2;

15        Figure 55 is a schematic diagram of circuitry for enabling P-type and N-  
16      type sense amplifiers in the memory device of Figure 2;

17        Figure 56 identifies the names of input and output signals to test mode  
18      logic circuitry in the memory device of Figure 2;

19        Figure 57 is a schematic diagram of a portion of the test mode logic  
20      circuitry in the memory device of Figure 2, including a supervoltage detector  
21      circuit;

22        Figure 58 is a schematic diagram of a probe pad circuit related to  
23      disabling I/O bias in the memory device of Figure 2;

1           Figure 59 is a schematic diagram of another portion of the test mode logic  
2           circuitry in the memory device of Figure 2;

3           Figure 60 is a schematic diagram of another portion of the test mode logic  
4           circuitry in the memory device of Figure 2;

5           Figure 61 is a table listing test mode addresses for the memory device of  
6           Figure 2;

7           Figure 62 is a table listing supervoltage and backend programming  
8           inputs for the memory device of Figure 2;

9           Figure 63 is a table listing read data and outputs for test modes of the  
10          memory device of Figure 2;

11          Figure 64 identifies the inputs to backend repair programming logic in  
12          the memory device of Figure 2

13          Figure 65 is a schematic diagram of program select circuitry associated  
14          with the backend repair programming logic of the memory device of Figure 2;

15          Figure 66 is a schematic diagram of a portion of backend repair  
16          programming logic circuitry in the memory device of Figure 2;

17          Figure 67 is a schematic diagram of another portion of backend repair  
18          programming logic circuitry in the memory device of Figure 2;

19          Figure 68 is a schematic diagram of another portion of backend repair  
20          programming logic circuitry in the memory device of Figure 2;

21          Figure 69 is a schematic diagram of a DVC2 (one-half  $V_\infty$ ) supply voltage  
22          generator circuit in the memory device of Figure 2;

1                  Figure 70 identifies the inputs and outputs to row address buffer circuitry  
2                  in the memory device of Figure 2;

3                  Figure 71 is a schematic/block diagram of a portion of a CAS-before-RAS  
4                  (CBR) counter circuit in the memory device of Figure 2;

5                  Figure 72 is a schematic/block diagram of another portion of the row-  
6                  address buffer and CBR counter circuit from Figure 71;

7                  Figure 73 is a schematic diagram of a global topology scramble circuit in  
8                  the memory device of Figure 2;

9                  Figure 74 is a schematic diagram of circuitry associated with fuse  
10                 addressing in the memory device of Figure 2;

11                 Figure 75 is a schematic diagram of redundant row line precharge  
12                 circuitry in the memory device of Figure 2;

13                 Figure 76 is a schematic diagram of a portion of row redundancy electrical  
14                 fusebanks in the memory device of Figure 2;

15                 Figure 77 is a schematic diagram of another portion of row redundancy  
16                 electrical fusebanks from Figure 76;

17                 Figure 78 is a schematic diagram of another portion of the row  
18                 redundancy electrical fusebank circuit from Figures 76 and 77, including row  
19                 redundancy electrical fuse match circuits;

20                 Figure 79 is a schematic diagram of row redundancy laser fusebanks in  
21                 the memory device of Figure 2;

22                 Figure 80 identifies the signal names of inputs and outputs to row  
23                 redundancy laser and electrical fusebanks in the memory device of Figure 2;

1           Figure 81 is a block diagram of a portion of row redundancy laser and  
2           electrical fusebanks in the memory device of Figure 2;

3           Figure 82 is a block diagram of another portion of row redundancy laser  
4           and electrical fusebanks from Figure 81;

5           Figure 83 is a block diagram of another portion of row redundancy laser  
6           and electrical fusebanks from Figures 81 and 82;

7           Figure 84 is block diagram of another portion of row redundancy laser  
8           and electrical fusebanks from Figures 81, 82, and 83;

9           Figure 85 is a schematic diagram of row addressing circuitry associated  
10          with the row redundancy fusebanks in the memory device of Figure 2;

11          Figure 86 is a schematic diagram of row addressing circuitry associated  
12          with the row redundancy fusebanks in the memory device of Figure 2;

13          Figure 87 identifies the signal names of inputs and outputs to column  
14          address buffer circuitry in the memory device of Figure 2;

15          Figure 88 is a table identifying row and column addresses for 4K and 8K  
16          refreshing of the memory device of Figure 2;

17          Figure 89 is a schematic/block diagram of column address buffer circuitry  
18          in the memory device of Figure 2;

19          Figure 90 is a schematic/block diagram of column address power-up  
20          circuitry in the memory device of Figure 2;

21          Figure 91 is a schematic diagram of circuitry associated with ignoring the  
22          4K refresh option of the memory device of Figure 2;

1                  Figure 92 is a schematic diagram of a portion of circuitry associated with  
2 column address buffer circuitry in the memory device of Figure 2;

3                  Figure 93 is a schematic diagram of circuitry for generating I/O  
4 equalization and sense amplifier equalization signals in the memory device of  
5 Figure 2;

6                  Figure 94 is a schematic diagram of circuitry for predecoding address  
7 signals and generating signals associated with the isolation of N-type sense  
8 amplifiers and enabling P-type sense amplifiers in the memory device of Figure  
9 2;

10                Figure 95 is a schematic diagram of circuitry for decoding certain column  
11 address bits associated with programming of the memory device of Figure 2;

12                Figure 96 is a schematic diagram of circuitry for decoding certain column  
13 address bits applied to the memory device of Figure 2;

14                Figure 97 is a schematic diagram of circuitry for generating signals to  
15 identify an 8Mbit section of the memory device of Figure 2;

16                Figure 98 is a schematic diagram of column address enable buffer  
17 circuitry in the memory device of Figure 2;

18                Figure 99 is a schematic diagram of a local row decode driver circuit in  
19 the memory device of Figure 2;

20                Figure 100 is a schematic diagram of a column decode circuit in the  
21 memory device of Figure 2;

22                Figure 101 is a schematic diagram of additional column decode circuitry  
23 in the memory device of Figure 2;

1                  Figure 102 is a schematic diagram of redundant column select circuitry  
2                  in the memory device of Figure 2;

3                  Figure 103 is a schematic/block diagram of DC sense amplifier (DCSA)  
4                  and write line driver circuitry in the memory device of Figure 2;

5                  Figure 104 is a schematic/block diagram of a column redundancy  
6                  fuseblock circuit in the memory device of Figure 2;

7                  Figure 105 is a schematic/block diagram of a local row decode driver  
8                  circuit associated with column select circuitry in the memory device of Figure  
9                  2;

10                 Figure 106 is a schematic diagram of a local column address driver circuit  
11                 in the memory device of Figure 2;

12                 Figure 107 is a schematic diagram of a redundant column select circuit  
13                 in the memory device of Figure 2;

14                 Figure 108 is a schematic/block diagram of a column decoder circuit in the  
15                 memory device of Figure 2;

16                 Figure 109 is a schematic diagram of a redundant column select circuit  
17                 in the memory device of Figure 2;

18                 Figure 110 is a schematic/block diagram of a seven laser redundant  
19                 column laser fuse bank circuit in the memory device of Figure 2;

20                 Figure 111 identifies the signal names of inputs and outputs to  
21                 redundant column fusebank circuitry in the memory device of Figure 2;

22                 Figure 112 is a schematic/block diagram of a redundant column electrical  
23                 fusebank circuit in the memory device of Figure 2;

1           Figure 113 is a schematic/block diagram of column decoder and column  
2           input/output (column DQ) circuitry in the memory device of Figure 2;

3           Figure 114 identifies the signal names of input signals to peripheral logic  
4           gap circuitry in the memory device of Figure 2;

5           Figure 115 identifies the signal names of output signals to column block  
6           circuitry from peripheral logic gap circuitry in the memory device of Figure 2;

7           Figure 116 identifies the signal names of signals which pass through  
8           peripheral logic gap circuitry in the memory device of Figure 2;

9           Figure 117 is a schematic/block diagram of write enable and CAS inhibit  
10          circuitry in the memory device of Figure 2;

11          Figure 118 is schematic/block diagram of local topology redundancy  
12          pickup circuitry in the memory device of Figure 2;

13          Figure 119 is a schematic/block diagram of a portion of local topology  
14          enable circuitry in the memory device of Figure 2;

15          Figure 120 is a schematic diagram of another portion of local topology  
16          enable circuitry in the memory device of Figure 2;

17          Figure 121 is a schematic diagram of another portion of local topology  
18          enable circuitry in the memory device of Figure 2;

19          Figure 122 is a schematic diagram of reset circuitry associated with local  
20          topology enable circuitry in the memory device of Figure 2;

21          Figure 123 is a schematic diagram of enabled 4:1 column predecode  
22          circuitry in the memory device of Figure 2;

1                   Figure 124 is a schematic/block diagram of local topology redundancy  
2 pickup circuitry in the memory device of Figure 2;

3                   Figure 125 is a schematic diagram of row decode and odd/even buffer  
4 circuitry in the memory device of Figure 2;

5                   Figure 126 is a schematic/block diagram of row decode buffer circuitry in  
6 the memory device of Figure 2;

7                   Figure 127 is a schematic diagram of odd/even row decode buffer circuitry  
8 in the memory device of Figure 2;

9                   Figure 128 is a schematic diagram of array select, reset buffer, and driver  
10 circuitry in the row decode circuitry of the memory device of Figure 2;

11                  Figure 129 is a schematic/block diagram of column 4:1 predecode circuitry  
12 in the memory device of Figure 2;

13                  Figure 130 is a schematic diagram of column address 2:1 predecode  
14 circuitry in the memory device of Figure 2;

15                  Figure 131 identifies the signal names of input and output signals to  
16 right logic repeater circuitry in the memory device of Figure 2;

17                  Figure 132 is a schematic diagram of right side array driver buffer  
18 circuitry in the memory device of Figure 2;

19                  Figure 133 is a schematic diagram of right side fuse precharge buffer  
20 circuitry in the memory device of Figure 2;

21                  Figure 134 is a schematic diagram of left side array driver buffer circuitry  
22 in the memory device of Figure 2;

1           Figure 135 is a schematic diagram of left side fuse precharge buffer  
2           circuitry in the memory device of Figure 2;

3           Figure 136 is a schematic diagram of spare topology gate circuitry in the  
4           memory device of Figure 2;

5           Figure 137 is a schematic diagram of spare topology gate circuitry in the  
6           memory device of Figure 2;

7           Figure 138 is a schematic diagram of spare topology gate circuitry in the  
8           memory device of Figure 2;

9           Figure 139 is a schematic diagram of row program cancel redundancy  
10          decode circuitry in the memory device of Figure 2;

11          Figure 140 is a schematic diagram of circuitry associated with the right  
12          logic repeater circuitry in the memory device of Figure 2;

13          Figure 141 is a schematic diagram of circuitry associated with the right  
14          logic repeater circuitry in the memory device of Figure 2;

15          Figure 142 is a schematic diagram of a portion of redundant test circuitry  
16          in the memory device of Figure 2;

17          Figure 143 identifies the signal names of input and output signals to left  
18          side logic repeater circuitry in the memory device of Figure 2;

19          Figure 144 is a schematic diagram of left side array driver buffer circuitry  
20          in the memory device of Figure 2;

21          Figure 145 is a schematic diagram of left side fuse precharge buffer  
22          circuitry in the memory device of Figure 2;

1           Figure 146 is a schematic diagram of right side array driver buffer  
2           circuitry in the memory device of Figure 2;

3           Figure 147 is a schematic diagram of right side fuse precharge buffer  
4           circuitry in the memory device of Figure 2;

5           Figure 148 is a schematic diagram of row program cancel redundancy  
6           decode circuitry in the memory device of Figure 2;

7           Figure 149 is a schematic diagram of VCCP diode clamp circuitry in the  
8           memory device of Figure 2;

9           Figure 150 is a schematic diagram of a portion of row redundancy  
10          circuitry associated with the test mode of the memory device of Figure 2;

11          Figure 151 is a schematic diagram of a portion of circuitry associated with  
12          left logic repeater circuitry in the memory device of Figure 2;

13          Figure 152 is a schematic diagram of another portion of circuitry  
14          associated with left logic repeater circuitry in the memory device of Figure 2;

15          Figure 153 identifies the signal names of input and output signals to  
16          array driver circuitry in the memory device of Figure 2;

17          Figure 154 is a schematic diagram of a portion of redundant row driver  
18          circuitry in the memory device of Figure 2;

19          Figure 155 is a schematic diagram of a portion of redundant row driver  
20          circuitry in the memory device of Figure 2;

21          Figure 156 is a schematic diagram of a portion of redundant row driver  
22          circuitry in the memory device of Figure 2;

1                   Figure 157 is a schematic diagram of a portion of redundant row driver  
2                   circuitry in the memory device of Figure 2;

3                   Figure 158 is a schematic diagram of a portion of array driver circuitry  
4                   in the memory device of Figure 2;

5                   Figure 159 is a schematic diagram of another portion of array driver  
6                   circuitry from Figure 159;

7                   Figure 160 is a schematic diagram of a portion of gap P-type sense  
8                   amplifier driver circuitry in the memory device of Figure 2;

9                   Figure 161 is a schematic diagram of another portion of gap P-type sense  
10                  amplifier driver circuitry in the memory device of Figure 2;

11                  Figure 162 is a schematic diagram of N-type sense amplifier driver  
12                  circuitry and local I/O multiplexer circuitry in the memory device of Figure 2;

13                  Figure 163 is a schematic diagram of local phase driver and local  
14                  redundant phase driver circuitry in the memory device of Figure 2;

15                  Figure 164 identifies the signal names of input and output signals to  
16                  data I/O circuitry associated with the  $\times 8$  and  $\times 16$  configurations of the memory  
17                  device of Figure 2;

18                  Figure 165 is a schematic/block diagram of data path circuitry associated  
19                  with the  $\times 8$  and  $\times 16$  configurations of the memory device of Figure 2;

20                  Figure 166 is a schematic diagram of data input/output (DQ) terminals  
21                  of the memory device of Figure 2;

1           Figure 167 is schematic diagram of column enable delay circuitry  
2           associated with the  $\times 8$  and  $\times 16$  configurations of the memory device of Figure  
3           2;

4           Figure 168 is a schematic diagram of data path circuitry associated with  
5           the  $\times 8$  and  $\times 16$  configurations of the memory device of Figure 2;

6           Figure 169 is a table identifying data input/output (DQ) pads associated  
7           with the  $\times 8$  and  $\times 16$  configurations of the memory device of Figure 2;

8           Figure 170 identifies the signal names of input and output signals to  
9           circuitry associated with the data path of the  $\times 4$ ,  $\times 8$ , and  $\times 16$  configurations of  
10          the memory device of Figure 2;

11          Figure 171 is a schematic diagram of data input/output (DQ) control  
12          circuitry associated with the  $\times 4$ ,  $\times 8$ , and  $\times 16$  configurations of the memory  
13          device of Figure 2;

14          Figure 172 is a schematic/block diagram of test data path circuitry  
15          associated with the  $\times 4$ ,  $\times 8$ , and  $\times 16$  configurations of the memory device of  
16          Figure 2;

17          Figure 173 is a schematic/block diagram of a portion of data I/O path  
18          circuitry associated with the  $\times 4$ ,  $\times 8$ , and  $\times 16$  configurations of the memory  
19          device of Figure 2;

20          Figure 174 is a schematic/block diagram of another portion of data I/O  
21          path circuitry associated with the  $\times 4$ ,  $\times 8$ , and  $\times 16$  versions of the memory device  
22          of Figure 2;

1                   Figure 175 is a schematic diagram of test data path circuitry associated  
2                   with the  $\times 4$ ,  $\times 8$ , and  $\times 16$  configurations of the memory device of Figure 2;

3                   Figure 176 is a schematic diagram of test data path circuitry associated  
4                   with the  $\times 4$ ,  $\times 8$ , and  $\times 16$  configurations of the memory device of Figure 2;

5                   Figure 177 identifies the signal names of input and output signals to  
6                   data I/O circuitry associated with the  $\times 1$ ,  $\times 4$ ,  $\times 8$ , and  $\times 16$  configurations of the  
7                   memory device of Figure 2;

8                   Figure 178 is a table setting forth correlations between pinout and bond  
9                   pad designations associated with the  $\times 4$  configuration of the memory device of  
10                  Figure 2;

11                  Figure 179 is a table setting forth correlations between input/output (DQ)  
12                  designations for  $\times 8$  and  $\times 16$  configurations of the memory device of Figure 2;

13                  Figure 180 is a schematic diagram of data in circuitry associated with the  
14                   $\times 1$  configuration of the memory device of Figure 2;

15                  Figure 181 is a schematic diagram of a portion of delay circuitry  
16                  associated with the  $\times 1$  configuration of the memory device of Figure 2;

17                  Figure 182 is a schematic diagram of test data path circuitry associated  
18                  with the  $\times 1$  configuration of the memory device of Figure 2;

19                  Figure 183 is a schematic diagram of data I/O circuitry associated with  
20                  the  $\times 1$ ,  $\times 4$ ,  $\times 8$ , and  $\times 16$  configurations of the memory device of Figure 2;

21                  Figure 184 is a schematic/block diagram of circuitry associated with the  
22                   $\times 1$ ,  $\times 4$ ,  $\times 8$ , and  $\times 16$  configurations of the memory device of Figure 2;

1           Figure 185 is a schematic diagram of internal RAS generator circuitry  
2           associated with self-refresh circuitry in the memory device of Figure 2;

3           Figure 186 is a schematic diagram of self-refresh circuitry in the memory  
4           device of Figure 2;

5           Figure 187 is schematic diagram of self-refresh clock circuitry in the  
6           memory device of Figure 2;

7           Figure 188 is a schematic diagram of set/reset D-latch circuitry in the  
8           memory device of Figure 2;

9           Figure 189 is a schematic diagram of a metal option switch associated  
10          with the self-refresh circuitry in the memory device of Figure 2;

11          Figure 190 is a schematic diagram of self-refresh oscillator counter  
12          circuitry in the memory device of Figure 2;

13          Figure 191 is a schematic diagram of a multiplexer circuit associated with  
14          the self-refresh circuitry in the memory device of Figure 2;

15          Figure 192 is a schematic diagram of a  $V_{BB}$  pump circuit in the memory  
16          device of Figure 2;

17          Figure 193 is a schematic diagram of a sub-module of the  $V_{BB}$  pump  
18          circuit in the memory device of Figure 2;

19          Figure 194 is a schematic diagram of a portion of a  $V_{CCP}$  pump circuit in  
20          the memory device of Figure 2;

21          Figure 195 is a schematic diagram of another portion of a  $V_{CCP}$  pump  
22          circuit in the memory device of Figure 2;

1           Figure 196 is a schematic diagram of a sub-module of a V<sub>CCP</sub> pump circuit  
2           in the memory device of Figure 2;

3           Figure 197 is a schematic diagram of a differential regulator associated  
4           with the V<sub>CCP</sub> pump circuit in the memory device of Figure 2;

5           Figure 198 is a block diagram of a DC sense amplifier and write driver  
6           circuit in the memory device of Figure 2;

7           Figure 199 is a block diagram of data I/O path circuitry in the memory  
8           device of Figure 2;

9           Figure 200 is a schematic diagram of data I/O path circuitry associated  
10          with the ×4, ×8, and ×16 configurations of the memory device of Figure 2;

11          Figure 201 is a schematic diagram of a data input/output (DQ) buffer  
12          clamp in the memory device of Figure 2;

13          Figure 202 is a schematic diagram of a data input/output (DQ) keeper  
14          circuitry in the memory device of Figure 2;

15          Figure 203 is a layout diagram of the bus architecture and noise-  
16          immunity capacitive circuits associated therewith in the memory device of  
17          Figure 2;

18          Figure 204 is a table setting forth row and column address ranges for ×4,  
19          and ×8 configurations of the memory device of Figure 2 with 4K and 8K  
20          implementations of the memory device of Figure 2;

21          Figure 205 is a table identifying ignored column addresses for test mode  
22          compression in the memory device of Figure 2;

1                   Figure 206 is a table correlating data input/output (DQ) terminals and  
2                   column addresses in the  $\times 1$ ,  $\times 4$ ,  $\times 8$ , and  $\times 16$  configurations of the memory  
3                   device of Figure 2;

4                   Figure 207 is a table correlating data input/output (DQ) pins and bond  
5                   pads in the memory device of Figure 2;

6                   Figure 208 is a table correlating data input/output (DQ) pins and bond  
7                   pads in the  $\times 4$  configuration of the memory device of Figure 2;

8                   Figure 209 is a table identifying data read (DR) and data write (DW)  
9                   terminals for DQ compression in the  $\times 8$  and  $\times 16$  configurations of the memory  
10                  device of Figure 2;

11                  Figure 210 is a table relating to row and column addresses and address  
12                  compression in the memory device of Figure 2;

13                  Figure 211 is a table relating to test mode compression addresses in the  
14                  memory device of Figure 2;

15                  Figure 212 is a flow diagram setting forth the steps involved in electrical  
16                  fusebank programming in the memory device of Figure 2;

17                  Figure 213 is a flow diagram setting forth the steps involved in row  
18                  fusebank cancellation in the memory device of Figure 2;

19                  Figure 214 is a flow diagram setting forth the steps involved in row  
20                  fusebank programming in the memory device of Figure 2;

21                  Figure 215 is a flow diagram setting forth the steps involved in electrical  
22                  fusebank cancellation in the memory device of Figure 2;

1           Figure 216 is a flow diagram setting forth the steps involved in column  
2        fusebank programming the memory device of Figure 2;

3           Figure 217 is a flow diagram setting forth the steps involved in column  
4        fusebank cancellation in the memory device of Figure 2;

5           Figure 218 is an alternative block diagram of the memory device of Figure  
6        2;

7           Figure 219 is another alternative block diagram of the memory device of  
8        Figure 2;

9           Figure 220 is a diagram relating to the topology of the twisted bit line  
10      configuration of the memory device of Figure 2;

11          Figure 221 is a flow diagram setting forth the steps involved in a method  
12      of testing the memory device of Figure 2;

13          Figure 222 is a block diagram of redundant row circuitry in accordance  
14      with the present invention;

15          Figure 223 is a schematic/block diagram of a portion of the redundant row  
16      circuitry from Figure 222;

17          Figure 224 is a schematic diagram of an SAB selection control circuit in  
18      the redundant row circuitry of Figure 222;

19          Figure 225 is a truth table of SAB selection control inputs and outputs  
20      corresponding to the six possible operational states of a sub-array block in the  
21      memory of Figure 2;

22          Figure 226 is an alternative block diagram of the memory device of Figure  
23      2 showing power isolation circuitry therein;

1                   Figure 227 is another alternative block diagram of the memory device of  
2                   Figure 2 showing power isolation circuits therein;

3                   Figure 228 is a schematic diagram of one implementation of the power  
4                   isolation circuits of Figure 227;

5                   Figure 229 is a schematic diagram of another implementation of the  
6                   power isolation circuits of Figure 227;

7                   Figure 230 is an illustration of a single in-line memory module (SIMM)  
8                   incorporating the memory device from Figure 2 configured as a 56Mbit device;

9                   Figure 231 is a schematic/block diagram of power isolation circuitry in the  
10                  memory device of Figure 2;

11                  Figure 232 is a table identifying row antifuse addresses for the memory  
12                  device of Figure 2;

13                  Figure 233 is a table identifying row fusebank enable addresses in the  
14                  memory device of Figure 2;

15                  Figure 234 is a table identifying column antifuse addresses in the  
16                  memory device of Figure 2;

17                  Figure 235 is a table identifying column fusebank enable addresses in the  
18                  memory device of Figure 2;

19                  Figure 236 is a block diagram of the row electrical fusebank circuit from  
20                  Figures 76, 77, and 78;

21                  Figure 237 is a functional block diagram of the memory device of Figure  
22                  2 and the voltage generator circuitry included therein;

1                   Figure 238 is a functional block diagram of the voltage generator shown  
2                   in Figure 237;

3                   Figure 239 is a timing diagram of signals shown in Figures 238 and 240;

4                   Figure 240 is a schematic diagram of pump driver 16 shown in Figure  
5                   238;

6                   Figure 241 is a functional block diagram of multi-phase charge pump 26  
7                   in Figure 238;

8                   Figure 242 is a schematic diagram of charge pump 100 shown in Figure  
9                   241;

10                  Figure 243 is a timing diagram of signals shown in Figure 242;

11                  Figure 244 is a schematic diagram of a timing circuit alternate to timing  
12                  circuit 104 shown in Figure 242;

13                  Figure 245 is a functional block diagram of a second voltage generator for  
14                  producing a positive  $V_{CCP}$  voltage;

15                  Figure 246 is a schematic diagram of a charge pump 300 for the voltage  
16                  generator of Figure 245;

17                  Figure 247 is a schematic diagram of the burn-in detector shown in  
18                  Figure 245; and

19                  Figure 248 is a schematic diagram of a  $V_{CCP}$  Pump Regulator 500.

20

21                  DETAILED DESCRIPTION OF A SPECIFIC EMBODIMENT OF THE  
22                  INVENTION

## **GENERAL DESCRIPTION OF ARCHITECTURE AND TOPOLOGY**

Referring to Figure 2, there is provided a high-level layout diagram of a 64-megabit dynamic random-access memory device (64Mbit DRAM) 10 in accordance with a presently preferred embodiment of the invention. Although the following description will be specific to this presently preferred embodiment of the invention, it is to be understood that the principles of the present invention may be advantageously applied to semiconductor memories of different sizes, both larger and smaller in capacity. Also, in the following description, various aspects of the disclosed memory device 10 will be depicted in different Figures, and often the same component will be depicted in different ways and/or different levels of detail in different Figures for the purposes of describing various aspects of device 10.. It is to be understood, however, that any component depicted in more than one Figure will retain the same reference numeral in each.

Regarding the nomenclature to be used herein, throughout this specification and in the Figures, "CA<x>" and "RA<y>" are to be understood as representing bit x of a given column address and bit y of a given row address x, respectively. In addition, references such as "CAxy = 2" will be understood to represent a situation in which the xth and yth bits of a column address are interpreted as a two-bit binary value. For example, "CA78 = 2" would refer to a situation in which bit 7 of a given column address was a 0 and bit eight of that column address was a 1 (i.e., CA7 = 0, CA 8 = 1), such that the two-bit binary

1 value formed by bits CA7 and CA8 was the binary number 10, having the  
2 decimal equivalent of 2.

3 Similarly, references to "Local Row Address xy" or "LRAxy" will refer to  
4 a "predecoded" and/or otherwise logically processed row addresses, typically  
5 provided from circuitry distributed in a plurality of localized areas throughout  
6 the memory array, in which the binary number represented by the xth and yth  
7 digits of a given row address, (which binary number can take on one of four  
8 values 0, 1, 2, or 3), is used to determine which of four signal lines is asserted.  
9 For example, references to "LRAxy<0:3>" will reflect situations in which the xth  
10 and yth digits of a row address are decoded into a binary number (0, 1, 2, or 3)  
11 and used to assert a signal on one or more of four LRA lines. According to this  
12 convention, if the third and second bits of a given row address are 1 and 0  
13 respectively (which decodes into a binary representation of 2), LRA23<0:3>  
14 would reflect a situation in which among the four lines LRA23<0>, LRA23<1>,  
15 LRA23<2> and LRA23<3>, the second of the four LRA23 lines would be  
16 asserted, i.e., LRA23<0> would be a 0, LRA23<1> would be a 0, LRA23<2>  
17 would be 1 and LRA23<3> would be 0.

18 The foregoing LRA convention is adopted as result of a notable aspect of  
19 the present invention, which involves the predecoding of row addresses at one  
20 physical location in integrated circuit memory device 10 in accordance with the  
21 disclosed embodiment of the invention, such that a number X of Local Row  
22 Address (LRA) signals are derived from a smaller number Y of row address (RA)  
23 bits. For example, two row address (RA) bits would convert into four local row

1 the top edges of the bottom two quadrants 12 define an elongate intermediate  
2 area therebetween, as will also be hereinafter described in further detail.

3 The layout of DRAM 10 as thus far described may also be appreciated  
4 with reference to Figures 3 and 4, which show that DRAM 10 comprises top left,  
5 bottom left, top right, and bottom right quadrants 12, with each quadrant 12  
6 comprising left and right PABs 14L and 14R.

7 A more detailed view of the row architecture of the top left quadrant 12  
8 of DRAM 10 is provided in Figure 5. As is evident from Figure 5, each 8Mbit  
9 PAB 14 (L or R) of each quadrant 12 can be thought of as comprising eight  
10 sections or sub-array blocks (SABs) 18 of 512 primary rows and 4 redundant  
11 rows each. Alternatively, as is evident from the view of the column architecture  
12 provided in Figure 6, each quadrant 12 may be thought of as comprising four  
13 sections 20, referred to herein as "DQ sections 20" of 512 primary digit line pairs  
14 and 32 redundant digit line pairs each.

15 As shown in Figures 3, 4, 5, and 6, disposed horizontally between top and  
16 bottom quadrants 12 are bond pads and peripheral logic 22 for DRAM 10, as  
17 well as row fusebanks 24 for supporting row redundancy (both laser fusebanks  
18 and electrical fusebanks, as will be hereinafter described in further detail).  
19 With reference to Figure 5 in particular, included among the peripheral logic are  
20 row address buffers 26 and a row address predecoder 28 which provides  
21 predecoded row addresses to a plurality of local row address decoders physically  
22 distributed throughout device 10 which provide so-called "lcoal row addresses"  
23 (LRAs) from the row addresses applied to DRAM 10 from off-chip.

1           In Figure 3, each block R0 through R15 represents a row fuse circuit  
2           consisting of three laser fuse banks and one electrical fuse bank, supporting a  
3           total of 128 redundant rows in DRAM 10 (96 laser fusebanks and 32 electrical  
4           fusebanks). The top banks of fuses 24T in Figure 3 are for the top rows of  
5           DRAM 10, while the bottom banks of fuses 24B in Figure 3 are for the bottom  
6           rows of DRAM 10. The layout of each fusebank 24 (top and bottom) is shown in  
7           Figure 4. In each fusebank 24, the fuse ENF is blown to enable the fusebank.  
8           The row redundancy fusebank arrangement will be hereinafter described in  
9           greater detail with reference to Figures 76 through 86. Top and bottom row  
10          fusebanks 24T and 24B, respectively, are shown in Figures 83 and 84

11           Regarding the bond pads, these can be seen in Figure 1, and are depicted  
12          in further detail in the bond pad and pinout diagram of Figure 7. It is believed  
13          that those of ordinary skill in the art will comprehend from Figure 7 that  
14          different pins and bond pads for DRAM 10 have different definitions depending  
15          upon whether DRAM 10 is configured, through metal bonding variations, as a  
16          ×1 ("by one"), ×4, ×8, or ×16 part (i.e., whether a single row and column address  
17          pair accesses one, four, eight, or sixteen bits at a time). In accordance with one  
18          aspect of the invention, DRAM 10 is designed with bonding options such that  
19          any one of these access modes may be selected during the manufacturing  
20          process. The circuitry associated with the ×1/×4/×8/×16 bonding options is  
21          shown in Figure 25, and tables summarizing the ×1/×4/×8/×16 bonding options  
22          appear in Figures 22, 169, 178, 206, 207, 208, and 209.

1           For a device 10 in accordance with the presently disclosed embodiment  
2         of the invention configured with the  $\times 1$  bonding option, one set of row and  
3         column addresses is used to access a single bit in the array. The table of Figure  
4         206 shows that for a  $\times 1$  configuration, column addresses 9 and 10 (CA910)  
5         determine which quadrant 12 of memory device 10 will be accessed, while  
6         column addresses 11 and 12 (CA1112) determine which horizontal section 20  
7         (see Figure 6) the accessed bit will come from.

8           For a device 10 configured with a  $\times 4$  bond option, on the other hand, each  
9         set of row and column addresses accesses four bits in the array. Figure 206  
10        shows that for a  $\times 4$  configuration, each of the four bits accessed originates from  
11        a different section 20 of a given quadrant 12 of the array.

12        For a device 10 configured with a  $\times 8$  bonding option, each set of row and  
13        column addresses accesses eight bits in the array, with each one of the eight bits  
14        originating from a different section 20 in either the left or right half of the  
15        array.

16        Finally, for a device 10 configured with the  $\times 16$  bonding option, sixteen  
17        bits are accessed at a time, with four bits coming from each quadrant of the  
18        array.

19        The table of Figure 169 sets forth the correlation between pinout  
20        designations DQ1 through DQ8 with schematic designations DQ0 through DQ7,  
21        bond pad designations PDQ0 through PDQ7, data write (DW) line designations  
22        DW0 through DW15 and data read/data read\* (DR/DR\*) designations  
23        DR0/DR0\* through DR15/DR15\* for a device 10 configured with a  $\times 16$  bonding

1 option. Similarly, the table of Figure 207 sets forth those same correlations for  
2 a  $\times 8$  bonding option device, and the table of Figure 208 sets forth those  
3 correlations for the  $\times 4$  and  $\times 1$  bonding options.

4 Returning now to Figures 3, 4, 5, and 6, it can be seen that disposed  
5 vertically between each pair of 8Mbit PABs 14L and 14R within each quadrant  
6 12 are column blocks 30 containing I/O read/write lines 31, column fuses 38  
7 (both laser fuses, designated with an "L" and electrical fuses designated with an  
8 "E" in Figure 5 and elsewhere) for supporting column redundancy, and column  
9 decoders 40. Also disposed within each pair of 8Mbit PABs 14L and 14R are  
10 row decoder drivers 32 which receive predecoded (i.e., partially decoded) row  
11 addresses from row address predecoder 28. Figure 9 shows that each column  
12 block 30 consists of four column block segments 33. A typical column block  
13 segment 33 is shown in block form in Figure 8. As shown in Figure 9, column  
14 block 0 is associated with columns 0 through 2047 of DRAM 10, column block  
15 1 is associated with columns 2048 through 4095, column block 2 is associated  
16 with columns 4096 through 6143, and column block 3 is associated with columns  
17 6144 through 8191.

18 With continued reference to Figure 9, each column block 30 contains four  
19 sets of eight fusebanks (seven laser fusebanks 844 shown in detail in Figure 110  
20 and one electrical fusebank 846 shown in detail in Figure 112), which when  
21 enabled (by blowing the fuse ENF therein) replaces 4 adjacent least significant  
22 columns. Column blocks 0 through 3 comprise sixteen sections C0 through C15.  
23 A typical column fusebank is depicted in Figure 10. The ENF fuse in each fuse

1 bank is enabled to enable its corresponding fusebank. The column block  
2 fusebank circuitry is shown in greater detail in Figures 110 through 112.

3 Figure 6 shows in part how various sections of DRAM 10 are addressed.  
4 For example, Figure 6 shows that for any given quadrant 12, the left 8Mbit PAB  
5 14L will be selected when bit 12 of the row address (RA\_12) is 0, while the right  
6 8Mbit PAB 14R will be selected when bit 12 of the row address is 1. Likewise,  
7 the top left quadrant 12 of DRAM 10 is accessed when bits 9 and 10 of the  
8 column address (referred to as CA910 in Figure 6) are 0 and 1, respectively,  
9 whereas the top right quadrant 12 of DRAM 10 is accessed when CA910 are 1  
10 and 1, respectively, the bottom left quadrant 12 when CA910 are 0 and 0,  
11 respectively, and the bottom right quadrant 12 when CA910 are 1 and 0,  
12 respectively.

13 Turning now to Figure 13, which is a schematic representation of a  
14 typical quadrant 12 of DRAM 10, it can again be seen that each 16Mbit  
15 quadrant 12 consists of two 8Mbit sections or PABs 14L and 14R mirrored about  
16 a column block 30. Each column block 30 drives four pairs of data read (DR)  
17 lines 50 and four data write (DW) lines 52. As shown in Figure 13, column  
18 block 30 includes a plurality of DC sense amplifiers (DCSAs) 56 which are  
19 coupled to so-called secondary I/O lines 58 extending laterally along 8Mbit PABs  
20 14L and 14R. Secondary I/O lines 58, in turn, are multiplexed by multiplexers  
21 60 to sense amplifier output lines 62, also referred to herein as local I/O lines.  
22 Local I/O lines 62 are coupled to the outputs of primary sense amplifiers 64 and  
23 65, whose inputs are coupled to bit lines 66. This arrangement can perhaps be

1 better appreciated with reference to Figure 14, which depicts a portion of an  
2 8Mbit PAB 14 including a section 20 of columns and a section 18 of rows.

3 As shown in Figure 14, the memory array of DRAM 10 has a plurality of  
4 memory cells 72 operatively connected at the intersections of row access lines  
5 70 and column access lines 71. Column access lines (digit lines) 71 are arranged  
6 in pairs to form digit line pairs. Eight digit line pairs D0/D0\*, D1/D1\*, D2/D2\*,  
7 D3/D3\*, D4/D4\*, D5/D5\*, D6/D6\*, and D7/D7\* are shown in Figure 14, although  
8 it is to be understood that there are 512 digit line pairs (plus redundant digit  
9 line pairs) between every odd and even row decoder 100 and 102.

10 In accordance with a notable aspect of the present invention, in a selected  
11 SAB, four sets of digit line pairs are selected by a single column select (CS) line.  
12 For example, in Figure 14, column select line CS0 turns out output switches 98  
13 on the left side of Figure 14 to couple bit line pair D0/D0\* to the local I/O lines  
14 62 designated IO0/IO0\* and to couple bit line pair D2/D2\* to local I/O lines 62  
15 designated IO2/IO2\*, and also turns on output switches 98 on the right side of  
16 Figure 14 to couple digit line pair D1/D1\* to local I/O lines 62 designated  
17 IO1/IO1\* and to couple digit line pair D3/D3\* to local I/O lines 62 designated  
18 IO3/IO3\*.

19 Another notable aspect of the present invention which is evident from  
20 Figure 14 is that column select lines (e.g., CS0 and CS1 in Figure 14) extend  
21 along the entire length of an SAB 18. In fact, column select lines extend  
22 continuously along the width of each PAB 14 of eight SABs 18. Thus, four  
23 switches 98 are turned on in each of eight PABs 18 upon assertion of a single

1 column select line. As a result of this, it is important that the local I/O lines 62  
2 in the array be equilibrated to DVC2 ( $1/2 V_{dd}$ ) in between each memory cycle.  
3 I/O lines 62 must, of course, be biased to some voltage when unselected. With  
4 the architecture in accordance with the presently disclosed embodiment of the  
5 invention, the I/O lines 62 of unselected SABs must be biased to DVC2 to  
6 prevent unwanted power consumption associated with the current which would  
7 flow when digit lines 71 in unselected SABs are shorted to local I/O lines 62  
8 biased to a voltage other than DVC2. To ensure that local I/O lines 62 are  
9 equilibrated to DVC2, circuitry associated with multiplexers 60, to be  
10 hereinafter described in greater detail, applies DVC2 to local I/O lines 62 when  
11 multiplexers 60 are not activated.

12 Notable aspects of the layout of device 10 in accordance with the present  
13 invention are also evident from Figure 14. For example, as noted above, column  
14 select lines (e.g., CS0 and CS1 shown in Figure 14), which are implemented as  
15 metal lines, extend laterally across the entire width of a PAB 14, originating  
16 centrally from column block 30 as described with reference to Figure 13, for  
17 example. To achieve this, in the presently preferred embodiment of the  
18 invention, column select lines CS0, CS1, etc... are in one metal layer for some  
19 parts of their extent, and in an another metal layer for other parts. In  
20 particular, in the portion of the column select lines which extend over the array  
21 of memory cells 72, the column select lines are in a higher metal layer METAL2,  
22 while in the regions where the column select lines cross over sense amplifiers  
64 and 65 and local I/O lines 62, column select lines drop down to a lower metal

1           layer METAL1. This is necessary because local I/O lines 62 are implemented  
2           in METAL2.

3           Note also from Figure 14 that secondary I/O lines 58 pass through the  
4           same area as local row decoders 100 and 102.

5           Another notable aspect of the layout of device 10 relates to the gaps,  
6           designated within dashed lines 104 in Figure 14, which exist as a result of the  
7           positioning of local row decoders 100 and 102. As will be hereinafter described  
8           in greater detail, gaps 104 advantageously provide area for containing circuitry  
9           including multiplexers 60.

10          The even digit line pairs D0/D0\*, D2/D2\*, D4/D4\*, and D6/D6\* are  
11          coupled to the left or even primary sense amplifiers designated 64 in Figure 14,  
12          while the odd bit line pairs D1/D1\*, D3/D3\*, D5/D5\*, and D7/D7\* are coupled  
13          to right or odd primary sense amplifiers 65. The even or odd sense amplifiers  
14          64/65 are alternatively selected by the least significant bit of the column address  
15          (CA0), where CA0=0 selects the even primary sense amplifiers 64 and CA0=1  
16          selects the odd primary sense amplifiers 65.

17          Figure 15 is another illustration of a portion of an 8Mbit PAB 14, the  
18          portion in Figure 15 including two 512 row line sections 18 and a row of sense  
19          amplifiers 64 therebetween. (Sense amplifiers 65 are identical to sense  
20          amplifiers 64.)

21          Note, in Figure 15, that the column select line CS is shared between two  
22          adjacent sense amplifiers, instead of having separate column select lines for  
23          each sense amplifier (in fact, as noted above, a single column select line extends

1 along the entire width of a PAB 14 (eight SABs 18). This feature of sharing  
2 column select lines offers several advantages. One advantage is that less  
3 column select lines need to run over and parallel to digit lines 71. Thus, the  
4 number of column select drivers is reduced and the parasitic coupling of the  
5 column select lines to digit lines 71 is reduced. Those of ordinary skill in the art  
6 will appreciate that in a double-layer metal part where the digit lines are in  
7 METAL1 and the column select lines are in METAL2 when running over the  
8 digit lines, the shared column select line arrangement in accordance with the  
9 presently disclosed embodiment of the invention offers an additional benefit in  
10 that it allows the column select lines to switch to METAL1 in the region of sense  
11 amplifiers 64 and 65. This allows high current flow sense amplifier signals,  
12 such as RNL\* and ACT, which run perpendicular to digit lines 71 to run in  
13 METAL2.

14 In Figure 15, digit lines 71 for digit line pairs D0/D0\* and D2/D2\* are  
15 shown coupled to sense amplifiers 64. Digit lines 71 for digit line pairs D1/D1\*  
16 and D3/D3\* are also shown in Figure 15, although odd sense amplifiers 65 are  
17 not.

18 Note from Figure 15 that sense amplifiers 64 are shared between two  
19 sections 18 of an 8Mbit PAB 14 -- in Figure 15 a left-hand section 18 (designated  
20 as 18L) is shown in block form while a right-hand section 18 (designated as 18R)  
21 is shown schematically.

22 For clarity, one of the sense amplifiers 64 from Figure 15 is shown in  
23 isolation in Figure 16. On the right-hand side of Figure 16, two digit lines 71R,

1 corresponding to the digit line pair D0/D0\*, for example, are applied to a P-type  
2 sense amplifier circuit designated within dashed line 80R. On the left-hand side  
3 of Figure 16, two other digit lines from another section 18L of 8Mbit PAB 14 are  
4 applied to an identical P-type sense amplifier circuit 80L.

5 Sense amplifiers 64 further comprise an N-type sense amplifier circuit  
6 designated within dashed line 82 in Figure 16. While separate P-type stages 80  
7 (80L and 80R) are provided for the bit lines coupled on the left and right sides  
8 of sense amplifier 64, respectively, the N-type stage 82 is shared by sections 18  
9 on both sides of sense amplifier 64. Isolation devices 84L and 84R are provided  
10 for decoupling the section 18 (either 18L or 18R) on one side or the other of  
11 sense amplifier 64 for any given access cycle in response local isolation signals  
12 applied on lines 86L and 86R, respectively.

13 As will be appreciated by those of ordinary skill in the art, memory cells  
14 72 in DRAM 100 each comprise a capacitor and an insulated gate field-effect  
15 transistor (IGFET) referred to as an "access transistor". The capacitor of each  
16 memory cell 72 is coupled to a column or digit line 71 through the access  
17 transistor, the gate of which is controlled by row or word lines 70. A binary bit  
18 of data is represented by either a charged cell capacitor (a binary 1) or an  
19 uncharged cell capacitor (a binary zero). In order to determine the contents of  
20 a particular cell (i.e., to "read" the memory location), the word line 70 associated  
21 with that cell is activated, thus shorting the cell capacitor to the digit line 71  
22 associated with that particular cell. It has become common to "elevate" the word  
23 line to a voltage greater than the power supply voltage ( $V_{cc}$ ) so that the full

1 charge (or lack of charge) in the cell is dumped to the digit line 71. Prior to the  
2 read operation, digit lines 71 are equilibrated to  $V_{\infty}/2$  via equilibration devices  
3 90L and 90R activated by a signal on LEQ lines 92L and 92R, respectively, and  
4 equilibration devices 91L and 91R, as shown in Figure 16. The  $V_{\infty}/2$  voltage is  
5 supplied from LDVC2 lines 94L and 94R through a bleeder device 85.

6 When a cell 72 is shorted to its respective digit line 71, the equilibration  
7 voltage is either bumped up slightly by a charged capacitor in that cell, or is  
8 pulled down slightly by a discharged capacitor in that cell. Once full charge  
9 transfer has occurred between the digit line and the cell capacitor, the sense  
10 amplifier 64 associated with that digit line 71 is activated in order to latch the  
11 data. The latching operation proceeds as follows: If the resulting digit line  
12 voltage on one digit line 71 of a digit line pair is less than the other digit line 71,  
13 N-type sense amplifier 82 pulls that digit line 71 to ground potential;  
14 conversely, if a resulting digit line's voltage is greater than the other's, P-type  
15 sense amplifier 80 raises the voltage on the digit line to a full  $V_{\infty}$ . Once the  
16 voltages on the digit lines 71 have been pulled up and down to reflect the data  
17 read from the addressed memory cell 72, digit lines 71 are coupled to sense  
18 amplifier output lines 62, via output switches 98 and sense amplifier output  
19 lines 62, for multiplexing onto secondary I/O bus 58.

20 Referring again to Figure 13, after being multiplexed onto secondary I/O  
21 lines 58, data signals from sense amplifiers 64/65 are conducted by secondary  
22 I/O lines 58 to the inputs of a DC sense amplifier 56 included within column  
23 block 30. (Note in Figure 13 that each secondary I/O line 58 actually reflects a

1 complementary pair of I/O lines, e.g., D1/D1\*.) A typical DC sense amplifier 56  
2 is shown in Figure 17.

3 The data outputs DR and DR\* from all sense amplifiers are tied together  
4 onto the primary data read (DR/DR\*) lines 50 and data write (DW/DW\*) lines  
5 52, shown in Figure 13. Also shown in Figure 13 are a plurality of data test  
6 compression comparators 73, 74, and 75. In accordance with a notable aspect  
7 of the invention, data test compression comparators are provided for simplifying  
8 the process of performing data integrity testing memory device 10. As noted  
9 above, it is common to test a memory device by writing a test pattern into the  
10 array, for example, writing a 1 into each element in the array, and then reading  
11 the data to determine data integrity.

12 As the number of memory cells 72 in device 100 is very large, it is  
13 desirable to make the process more efficient. To this end, data test compression  
14 comparators 73, 74, 75 are provided to enable a single bit on the data read  
15 (DR/DR\*) lines 50 to reflect the presence of a 1 in a plurality of memory cells.  
16 This is accomplished as follows: From Figure 13, it can be seen that the outputs  
17 from each DC sense amplifier 56 are tied to the primary data read lines 50, data  
18 write lines 52, and to the inputs of a data compression multiplexer 73, which  
19 functions as a 2:1 comparator. The outputs from each comparator 73, in turn,  
20 are coupled to the input of a data comparator 74, which also functions as a 2:1  
21 comparator. Similarly, the outputs from each comparator 74 are coupled to the  
22 inputs of a comparator 75, which also performs a 2:1 comparator function.

1 Finally, the outputs from comparators 75 are each tied to a separate one of the  
2 data read lines (DR/DR\*) 50.

3 In a test mode in which 1s are written to each cell in the array, the  
4 arrangement of comparators 73, 74, and 75 results in a situation in which the  
5 outputs from four DC sense amplifiers 56 are reflected by the output from a  
6 single comparator 75. If all four DC sense amps 56 associated with a  
7 comparator 75 are reading 1s, the output from that comparator 75 will be a 1;  
8 if any of the four DC sense amps 56 is reading a zero, the output from that  
9 comparator 75 will also be zero. In this way, a 4:1 test data compression is  
10 achieved.

11 A more detailed schematic of the interconnection of DC sense amplifiers  
12 and comparators 73, 74, and 75 is provided in Figure 103, which shows that the  
13 network implementing comparators 73, 74, and 75 receives the DRTxR/DRTxR\*  
14 and DRTxL/DRTxL\* outputs from each DC sense amplifier 56 and compresses  
15 these outputs to a single DR/DR\* output to achieve 4:1 test data compression.

16 Returning to Figure 14, and referring also to Figure 18, it can be seen  
17 that row lines 70 for activating the access transistors for a row of memory cells  
18 as described above originate from even and odd local row decode circuits 100  
19 and 102 which are disposed at the top and bottom, respectively, of each section  
20 of each 8Mbit PAB 14.

21 Note, especially with reference to Figure 18, that because local row  
22 decoder circuits 100 and 102 are coextensive laterally with the array of cells 72  
23 (i.e., circuits 100 and 102 do not extend over the areas occupied by sense

1           amplifier circuits 64 or 65), gaps 104 are created between every pair of odd local  
2           row decoders 100 and every pair of even row decoders 102. (This was also noted  
3           above with reference to Figure 14.)

4           The arrangement and layout of memory device 10, and especially the  
5           distributed or hierarchical row decoder arrangement described above with  
6           reference to 5, 14, 18, and 19, such that the plurality of gaps 104 are present at  
7           various locations throughout the memory array, is a notable aspect of the  
8           present invention. The areas defined by these gaps 104 are advantageously  
9           available for other circuitry, including the aforementioned multiplexers 60 (see  
10          Figure 14) which facilitate the hierarchical or distributed data path  
11          arrangement in accordance with the present invention.

12          The circuitry that is disposed in the gaps 104 which exist as a result of  
13          the hierarchical row decoding arrangement in accordance with the present  
14          invention is shown in greater detail in Figures 160 through 163. Notably, gaps  
15          104 serve as a convenient location of multiplexers 60 (see Figure 14) which  
16          operate to selectively couple the outputs of primary sense amplifiers 64 or 65 to  
17          local I/O lines 58. A typical one of multiplexers 60 is shown in schematic form  
18          in Figure 162.

19          As noted above with reference to Figure 14, in addition to performing the  
20          aforementioned multiplexing function, multiplexers 60 in Figure 162 also  
21          function to bias the sense amplifier output lines 62 (also referred to as "local I/O  
22          lines") to the DVC2 ( $\frac{1}{2} V_{cc}$ ) voltage supply when the columns to which they  
23          correspond are not selected.

1 Referring to Figure 162, the local enable N-type sense amplifier input  
2 signal LENSA, which is generated by the array driver circuitry of Figures 158  
3 and 159, functions both to generate the active-low RNL\* signal and to turn on  
4 local I/O multiplexers 60. As noted above with reference to Figure 15, the  
5 arrangement of shared column select lines in the architecture in accordance  
6 with the present invention enables signals such as RNL\* to have relatively large  
7 currents.

8 Also advantageously disposed in gaps 104 are drivers 500 and 502 for P-  
9 type sense amplifiers 80, a typical driver 500 being shown in schematic form in  
10 Figure 160 and a typical driver 502 being shown in schematic form in Figure  
11 161. Drivers 500 and 502 function to generate the ACTL and ACTR signals,  
12 respectively, (see Figure 16) which activate P-type sense amplifiers 80L and  
13 80R, respectively.

14 The presence of the above-described circuitry of Figures 160 through 163  
15 within gaps 104 is believed to be a notable and advantageous aspect of the  
16 present invention which arises as a result of the hierarchical or distributed  
17 manner in which row decoding is accomplished. According to the hierarchical  
18 or distributed row decoding scheme employed by memory device 10 in  
19 accordance with the presently disclosed embodiment of the invention, local row  
20 decode circuits 100 and 102 function to receive partially decoded ("predecoded")  
21 row addresses provided from row address predecoder 28 included among the  
22 peripheral logic circuitry 22 (see Figures 5 and 9). In particular, the most  
23 significant bit (MSB) of a given row address is used to select each half of each

1           8Mbit PAB 14 of the array. Row address bit 12 (RA\_12) is then used to select  
2           four of the 8Mbit PABs 14.

3           A schematic diagram of row predecoder circuitry 28 is provided in Figure  
4           19. As shown on the left side of Figure 19, row predecoder circuitry 28 receives  
5           row address bits RA0 through RA12 (and their complements RA0\* and RA12\*)  
6           as inputs, and derives a plurality of partially decoded signal sets, RA12<0:3>,  
7           RA34<0:3>, and so on, as outputs. (As previously noted, the nomenclature  
8           RAxy<0:3> refers to a set of four signal lines RAxy<0>, RAxy<1>, RAxy<2>, and  
9           RAxy<3>, one of which is asserted depending upon the binary value of the two-  
10           bit binary number comprising the xth and yth bits of a given row address.  
11           Thus, for example, if bits x and y of a given row address are 1 and 0,  
12           respectively, making the corresponding two bit binary value 01 -- decimal 1 --  
13           then the signal RAxy<0> would be deasserted, RAxy<1> would be asserted, and  
14           RAxy<2> and RAxy<3> would be deasserted; that is RAxy<0:3> would be [0 0  
15           1 0]. If bits RAx and RAY of a given row address were 1 and 1, respectively,  
16           then RAxy<0:3> would be [1 0 0 0].)

17           In predecoder circuit 28 of Figure 19, a two-to-one predecode circuit 110  
18           derives EVEN and ODD signals from the least significant bit RA0 (and its  
19           complement RA0\*). A four-to-one predecoder 112 derives the four signals  
20           RA12<0:3> from the row address bits RA<1> and RA<2> (and their  
21           complements RA\*<1> and RA\*<2>). Substantially identical four-to-one  
22           predecoders 114, 116, 118, and 120 derive respective groups of four signals  
23           RA34<0:3>, RA56<0:3>, RA78<0:3> and RA910<0:3>. Two-to-one predecoder

1       circuits 122 and 124, which are each substantially identically to two-to-one  
2       predecoder 110, derive groups of two signals RA\_11<0:1> and RA\_12<0:1>,  
3       respectively, from the row address bits RA<9> - RA<10>, and RA<11> - RA<12>,  
4       respectively.

5                  Figure 20 illustrates in schematic form the construction of a typical local  
6       row decoder circuit 100 and 102. Local row decoder circuits 100 and 102 each  
7       include word line driver circuits 130, a typical one of which is shown in shown  
8       in Figure 21. Local row decoder circuits 100 and 102 each function to derive  
9       signals WL0 through WL15 from the predecoded row address signals derived by  
10      predecoder circuit 28, as discussed above with reference to Figure 19.

11                 One notable advantage of the hierarchical or distributed row decoding  
12       scheme in accordance with the present invention relates to the minimization of  
13       metal structures on the semiconductor die, a factor which was discussed in the  
14       Background of the Invention section above. In prior art DRAM layouts, row  
15       decoding is often performed in one centralized location, and then the decoded  
16       row address signals fanned-out to all sections of the array. By contrast, with the  
17       row decoding scheme of the present invention, local row decoders are distributed  
18       throughout the array, reducing the number of metal layers needed to form row  
19       address lines, and thereby reducing the complexity and cost of the chip, and  
20       improving yields.

21                 Having provided a broad overview of the logical layout and organization  
22       of DRAM 10 in accordance with the presently disclosed embodiment of the

1 invention, the description can now be directed to certain details of  
2 implementation.

3

4 **BONDING AND FUSE OPTIONS**

5 As alluded to above, DRAM 10 in accordance with the presently disclosed  
6 embodiment of the invention is programmable by means of various laser fuses,  
7 electrical fuses, and metal options, such that, for example, it may be operated  
8 either as a  $\times 1$ ,  $\times 4$ ,  $\times 8$ , or  $\times 16$  device, various redundant rows and columns can  
9 be substituted for ones found to be defective, portions of it may be disabled, and  
10 so on. Laser fuse options are selectable by blowing on-chip fuses with a laser  
11 beam during processing of the device prior to its packaging. Electrical fuses are  
12 "programmable" by blowing on-chip fuses using high voltages applied to certain  
13 input terminals to the chip even after packaging thereof. Metal options are  
14 selected during deposition of metal layers during fabrication of the chip, in  
15 accordance with common practice in the art.

16 Various circuits associated with the laser fuse, electrical fuse, and metal  
17 bonding options of DRAM 10 are illustrated in Figures 22 through 32.

18 The table of Figure 22 indicates that there are several fuse options  
19 available for configuring device 10 in accordance with the presently disclosed  
20 embodiment of the invention. These include 4K and 8K refresh options, to be  
21 described below in greater detail; a fast option, which when enabled causes  
22 device 10 to increase its operational rate, a fast page or static column option;  
23 row and column redundancy options and a data topology option.

1           In accordance with a notable aspect of the invention, some fuse options  
2           supported by device 10 are programmable both via laser and via electrical  
3           programming, meaning that these options can be selected both before and after  
4           packaging of the semiconductor die.

5           Figure 23 lists the signal names of input and output signals to the fuse  
6           option circuitry of device 10.

7

8           **32-MEGABIT OPTION LOGIC**

9           As noted in the Background of the Invention section of this disclosure,  
10          certain defects in a given embodiment of the an integrated circuit memory  
11          device may be such that they cannot be remedied with the redundant circuitry  
12          that might be incorporated into the device. In such cases, it may be desirable  
13          to provide a mechanism whereby some section or sections of the memory device  
14          are disabled, such that the most can be made of the non-defective portions of the  
15          device. (Merely "ignoring" the defective areas is often not an acceptable  
16          solution, since, for example, this does not cause the defective area to stop  
17          draining current, and the defect itself may give rise to unacceptably elevated  
18          levels of current drain.)

19          To address this problem, DRAM 10 in accordance with the presently  
20          disclosed embodiment of the invention includes circuitry for selectively disabling  
21          and powering-down individual 8Mbit PABs 14 of the device, thereby  
22          transforming the device into a 32Mbit DRAM having an industry standard  
23          pinout. This is believed to be particularly advantageous, as it reduces the

1           number of parts which must be scrapped by the manufacturer due to defects  
2           detected during testing of the part.

3           The circuitry associated with this 32Mbit option of DRAM 10 is shown in  
4           Figures 24 and 33 through 36. Figure 24 is a block diagram of 32Meg option  
5           logic circuitry 600 of device 10, which circuitry is shown in greater detail in  
6           Figures 35 and 36. 32Meg option circuitry 600 allows selected 8Mbit PABs 14  
7           of device 10 to be disabled in the event that defects not repairable through  
8           column and row redundancy are found during pre-packaging processing,  
9           resulting in a 32Mbit part having an industry-standard pinout. This feature  
10          advantageously reduces the number of parts which must be scrapped entirely  
11          as a result of detected defects. In the presently preferred embodiment of the  
12          invention, the 32Meg option is a laser option only, meaning it cannot be selected  
13          post-packaging, although it could be implemented as both a laser and electrical  
14          option.

15          Referring to Figure 36, a laser fuse bank 602 includes five laser fuses,  
16          designated D32MEG and 8MSEC<0> through 8MSEC<3>. The D32MEG fuse  
17          enables the 32Meg option, such that one PAB 14 (either PAB 14L or PAB 14R)  
18          in each quadrant 12 of device 10 will then be disabled, effectively halving the  
19          capacity of device 10. The state (blown or not blown) of the 8MSEC<0> through  
20          8MSEC<3> fuses determines which PAB 14 (either PAB 14L or PAB 14R) in  
21          each quadrant 12 is to be disabled.

22          Referring to Figure 35, a supervoltage detect circuit is provided to detect  
23          a "supervoltage" i.e., 10-V or so, voltage applied to address pin 6 upon power-up

1 of the device. When such a supervoltage is detected, supervoltage detect circuit  
2 604 asserts (low) a SV8MTST\* signal which is applied to the input of a Test  
3 8Meg 8:1 Predecode circuit 606, shown in Figure 606. When SV8MSTST\* is  
4 asserted, this causes all 8Mbit PABs 14 in device 10 to be powered down (i.e.,  
5 decoupled from voltage supplies) except the one PAB 14 identified on address  
6 pins 0, 1, and 8. All PABs 14 will be subsequently re-powered upon occurrence  
7 of a CAS-before-RAS cycle, or a RAS-only cycle.

8 The ability to shut down all but one PAB 14 in device 10 using the  
9 SV8MTST\* signal as described above is advantageous in that it facilitates the  
10 determination of which PABs 14 are defective and causing undue current drain.  
11 Once detected, the faulty PAB can be permanently disabled using the fuse  
12 options in fusebank 602.

13

#### 14 FUSE IDENTIFICATION (FUSEID) OPTION

15 Device 10 is provided with a fuse identification (FUSEID) option for  
16 enabling 64 bits of information to be encoded into each part during pre-  
17 packaging processing. Information such as a serial number, lot or batch  
18 identification codes, dates, model numbers, and other information unique to  
19 each part can be encoded into the part and subsequently read out, for example,  
20 upon failure of the device. Like the 32Meg option, the FUSEID option is a laser  
21 fuse option only in the presently preferred embodiment, although it could also  
22 be implemented as a laser and electrical option. Circuitry associated with the  
23 laser FUSEID option is shown in Figures 28 and 29.

1 Referring to Figure 29, the FUSEID option circuitry includes a FUSEID  
2 laser fusebank 610, consisting of 64 individually addressable laser fuses 612.  
3 The FUSEID option is activated by performing a write CAS-before-RAS cycle  
4 (i.e., asserting (low) the write enable (WE) and column address strobe (CAS)  
5 inputs to device 10 before asserting (low) the row address strobe (RAS) input,  
6 while at the same time asserting address input 9. Once in the FUSEID option  
7 is so activated, the 64 bits of information encoded by selectively blowing fuses  
8 612 can be read out, serially, on a data input/output (DQ) pin of device 10  
9 during 64 subsequent RAS cycles. With each cycle, a fuse's address must be  
10 applied on row address pins 2 through 7. These addresses are predecoded by  
11 FUSEID address predecoder circuitry 613 shown in Figure 28 and applied to  
12 FUSEID fusebank 610 as signals PRA23\*, PRA45\*, and PRA67\*, as shown in  
13 Figure 29. With each fuse address, the output FID\* from fusebank 610 will go  
14 low if the addressed fuse has been blown. The FID\* output signal is applied to  
15 datapath circuitry 614 shown in Figures 182 and 183 to be communicated to  
16 data path output PDQ<0>.

17 The SVFID\* input signal also required to enable FUSEID fusebank 610  
18 is generated by the test mode logic circuitry of Figure 57, 59, and 60 in response  
19 to a supervoltage being detected on address input pin 7 accompanying a WCBR  
20 cycle.

21

22 **LASER/ELECTRICAL FUSE OPTIONS**

1 As noted above, some options supported by device 10 are programmable  
2 or selectable via both electrical fuses and laser fuses. By providing both laser  
3 and electrical fuses, options can be selected either during pre-packaging  
4 processing through use of a laser, or after packaging, by applying a high voltage  
5 to a CGND pin of the device while applying an address for the desired fuse on  
6 address pins of the device. Addresses for the various option fuses are set forth  
7 in the table of Figure 22. Combination laser/electrical fuse option circuitry is  
8 shown in Figure 30.

9 Referring to Figure 30, the 4K refresh option, to be described in further  
10 detail below, is selected with laser/electrical fuse circuitry 620. As for other  
11 laser/electrical fuse options supported by device 10, circuitry 620 functions to  
12 generate a signal, OPT4KREF, which is provided to circuitry elsewhere in  
13 device 10 to indicate whether that option has been selected. The state of the  
14 OPT4KREF signal is determined based upon whether a laser fuse 622 or an  
15 electrical "antifuse" 624 has been blown in circuitry 620.

16 The input signal BP\* to circuit 620 is asserted (low) every RAS cycle. As  
17 a result, the operation of P-channel devices 626, 628, and 630 brings the input  
18 to inverter 634 high, bringing the output of inverter 634 low. The low output  
19 of inverter 634 is applied to an input 636 of NOR gate 638.

20 When neither laser fuse 622 nor electrical fuse 624 is blown, laser fuse  
21 couples a node 640 to ground. The source-to-drain path of P-channel device 642  
22 is shorted, so that with laser fuse 622 not blown, both inputs 636 and 644 to  
23 NOR gate 638 are low, making its output 646 high, and hence the output

1                   OPT4KREF of inverter 648 low. When OPT4KREF is low, the 4K refresh option  
2                   is not selected.

3                   When laser fuse 622 is blown, however, node 640 is no longer tied to  
4                   ground, and hence input 644 to NOR gate 638 goes high. Everything else about  
5                   circuit 620 stays the same as just described, so that the output 646 of NOR gate  
6                   638 goes low and hence the OPT4KREF output of inverter 648 goes high,  
7                   indicating that the 4K refresh option has been selected.

8                   Electrical fuse 624 is implemented as a nitride capacitor, such that when  
9                   electrical fuse 624 is not blown, it acts as an open circuit to DC voltages. When  
10                  electrical fuse 624 is “blown” by applying a high voltage across the nitride  
11                  capacitor (using the CGND input to circuitry 620 as will be described in further  
12                  detail below), the capacitor breaks down and acts essentially like a short circuit  
13                  (with some small resistance) between its terminals. (As a result of this  
14                  behavior, electrical fuses such as that included in circuit 620 are sometimes  
15                  referred to herein as “antifuses.”)

16                  When antifuse 624 is not blown, input 632 to inverter 634- is tied high  
17                  through P-channel devices 626 and 628, and the OPT4KREF output is low, as  
18                  previously described. When antifuse 624 is blown, however, it ties the input 632  
19                  of inverter 634 to CGND (which is normally at ground potential). Thus, the  
20                  output of inverter 634 is high, the output 646 of NOR gate 638 is low, and hence  
21                  the OPT4KREF output of inverter 648 is high, indicating that the OPT4KREF  
22                  option has been selected.

1           As described above, therefore, the OPT4KREF option can be selected  
2 either by blowing laser fuse 622 or antifuse 624. Each of the other  
3 laser/electrical option circuits 650, 652, 654, 656, 658, 660, and 662 functions in  
4 a substantially identical fashion to enable both laser and electrical selection of  
5 their corresponding options.

6

## 7           **CONTROL LOGIC**

8           Like many known and commercially-available memory devices, DRAM  
9 10 in accordance with the presently disclosed embodiment of the invention,  
10 device 10 requires certain control circuitry to generate various timing and  
11 control signals utilized by various elements of the memory array. Such control  
12 circuitry for device 10 is shown in detail in Figures 37 through 48. Much of the  
13 circuitry in these Figures is believed to be straightforward in design and would  
14 be readily comprehended by those of ordinary skill in the art. Accordingly, this  
15 circuitry will not be described herein in considerable detail.

16           A circuit, shown in Figure 45, is provided for detecting the predetermined  
17 relationship between assertion of RAS and CAS and generating CBR and WCBR  
18 signals. The CBR signal, in turn, is among those supplied to a CBR counter and  
19 row address buffer circuit, shown in Figures 71 and 72, which functions to  
20 buffer incoming row addresses and also to increment an initial row address for  
21 subsequent CBR cycles.

22

## 23           **RAS CHAIN**

1           Those of ordinary skill in the art will appreciate that most events which  
2           occur in a dynamic random access memory have a precisely timed relationship  
3           with the assertion of the CAS and RAS input signals to the device. For example,  
4           the activation of N-type sense amplifiers 82 and P-type sense amplifiers 80L  
5           and 80R (discussed above with reference to Figure 16) are initiated in a precise  
6           timed relationship with the assertion of RAS.

7           In Figures 49 through 55, various circuits associated with assertion of  
8           RAS (the so-called "RAS chain") are depicted. The RAS chain circuits define the  
9           sequence of events which occur in response to assertion (low) of the row address  
10          strobe (RAS\*) signal during each memory access. Referring to the RASD  
11          generator circuit 890 of Figure 52, assertion (low) of RAS\* causes, after a delay  
12          defined by a delay element 892 assertion of an active high RASD signal. RASD  
13          is applied to the input of an RAL/RAEN\* generator circuit 894 which leads to  
14          assertion of a signal RAL. RAL causes latching of the RA address on the  
15          address pins of device 10, as is apparent from the schematic of the row address  
16          buffer circuitry in Figures 71 and 72.

17          Returning to Figure 52, it is also apparent therefrom that assertion of  
18          RASD also leads to assertion of an active low signal RAEN\*, which signal  
19          activates row address predecoders 110, 112, 114, 116, 118, 120, 122, and 124,  
20          as shown in Figure 19. Assertion of RAEN\* also leads to deassertion of the  
21          signals ISO and EQ, as is apparent from the EQ control and ISO control  
22          circuitry of Figure 54. Deassertion of ISO and EQ isolates non-accessed arrays  
23          by turning off isolation devices 84L and 84R in primary sense amplifiers 64, and

1 discontinues equalization of digit lines 71 by turning off equalization devices 90L  
2 and 90R, as is apparent in the schematic of Figure 16.

3 From the schematic of Figure 53, it is apparent that assertion of RAEN\*  
4 also leads to the subsequent assertion of enable phase signals ENPH, and  
5 ENPHT which are applied to inputs of array driver circuitry of Figures 158 and  
6 159 to enable word lines for a memory access cycle.

7 Once word lines in device 10 are activated, the timing of events becomes  
8 particularly critical, especially with regard to when sensing of charge from  
9 individual memory cells can begin. To this end, device 10 in accordance with  
10 the presently disclosed embodiment of the invention includes a word line  
11 tracking driver circuit which is shown in Figure 49. Word line tracking driver  
12 circuit 898 includes model circuits 900 and 901 which model the RC time  
13 constant behavior of word lines 70 in the memory array. Tracking circuit 898  
14 applies the ENPHT signal to word line driver circuits 902 which are identical  
15 to those used to drive word lines in the array itself. A typical word line tracking  
16 circuit 902 is shown in Figure 50.

17 Word line driver circuits 902 in tracking circuit 898 drive word line model  
18 circuits 900 and 901 which, as noted above, mimic the RC delayed response of  
19 word lines 70 and sensing circuits 64 and 65 in the array to being driven by  
20 word line driving signals from word line drivers 902. Thus, transitions in the  
21 outputs from model circuits 900 and 901 will reflect delays with respect to  
22 transitions of the driver signals from word line drivers 902.

With continued reference to Figure 49, the output from word line model circuit 900 is applied to the inputs of a pair of word line track high circuits 904, one of which is shown in Figure 51. Word line track high circuits 904 operate to mimic the accessing of a memory cell on a word line, as follows: the input 906 to word line track high circuit 904 is applied to a transistor 908 which is formed in the same manner as the access devices in each memory cell 72 in the memory array of device 10. Thus, as the output from word line model circuit 900 goes high, device 908 turns on, causing charging of a node designated 910 in Figure 51. The rate of charging of node 910, however, is controlled or limited due to the presence of a capacitor 912 coupled thereto. Capacitor 912 is provided in order to mimic the digit line capacitance during an access to a memory cell in the arrays. The use of capacitor 912 for this purpose is believed to be advantageous in that capacitor 912 can be readily modelled to closely mimic the digit line capacitance over a range of temperatures and operating voltages.

Once node 910 is charged to a sufficiently high voltage (i.e., above the threshold voltage of N-channel device) the output signal OUT\* from word line track high circuit 904 is asserted (low).

With continued reference to Figure 49, the outputs from both word line track high circuits 904 are NORed together and passed through a delay network to derive the WLTON output from word line tracking driver 898. Delay network is included to add a safety margin in the assertion of WLTON, and to allow for adjustment of word line tracking driver circuit 898 through metal options.

1           The output of word line model circuit 901 is applied to another delay  
2           network 918 to derive a WLTOFF output signal. The WLTON and WLTOFF  
3           output signals are applied to the inputs of and ENSA/EPSA control circuit 920,  
4           shown in Figure 55. Circuit 920 derives an N-type sense amplifier enable signal  
5           ENSA and a P-type sense amplifier enable signal EPSA to enable and disable  
6           N-type sense amplifiers 82 and P-type sense amplifiers 80 in sense amplifier  
7           circuits 64 and 65 (see Figure 16) at precise instants, based upon the assertion  
8           of the WLTON and WLTOFF outputs from word line tracking circuit. In this  
9           way, the critical timing of memory cycle sensing is achieved.

10

11           **TEST MODE LOGIC**

12           DRAM 10 is in accordance with the presently disclosed embodiment of the  
13           invention is capable of being operated in a test mode wherein it can be  
14           determined, for example, whether defects in the integrated circuit make it  
15           necessary to switch-in certain redundant circuits (rows or columns). Some of the  
16           circuitry associated with this test mode of DRAM 10 is depicted in Figures 56  
17           through 63.

18           One notable aspect of the test mode circuitry relates to the supervoltage  
19           detect circuit 960 shown in Figure 57. Supervoltage detect circuits similar to  
20           that shown in Figure 57 are used in various portions of the circuitry of device  
21           10, to detect voltage levels applied to input pins of the device which are higher  
22           than the standard logic-level (e.g., 0 to 3.3 or 5 volts) signals normally applied  
23           to those inputs. Supervoltages are applied in this manner 10 to trigger device

1           10 temporarily into different modes of operation, for example, fuse programming  
2           modes, test modes, etc., as will be hereinafter described in further detail.

3           Supervoltage detect circuit 960 of Figure 57 operates to detect a  
4           “supervoltage” (e.g., 10 volts or so) applied to address pin A7 (designated XA7  
5           in Figure 57), and to assert an output signal SVWCBR in response to such  
6           detection. As will hereinafter be explained, care must be taken to ensure that  
7           supervoltage detect circuit 960 is operable even when the power supply voltage  
8            $V_\alpha$  applied to device 10 is higher than normal, e.g., during burn-in of the device  
9           to avoid infant mortality.

10          During normal operation of supervoltage detect circuit 960 in Figure 57,  
11          the input signal BURNIN thereto is low (0 volts), so that the supervoltage  
12          reference voltage SVREF is pulled to  $V_\alpha$ . SVREF is applied to the SV detect  
13          circuit 961, which operates to apply the SVREF voltage to a resistance such that  
14          SVREF must exceed a predetermined level before SVWCBR is asserted. The  
15          trip point of SV detect circuit 961 is reference to  $V_\alpha$ , and for normal operation  
16          is set at about 6.8volts when  $V_\alpha = 2.7$ volts.

17          The signal BURNIN is generated from a BURNIN detect circuit shown  
18          in Figure 195. During burn-in, when  $V_\alpha$  is 5.5 volts, the signal BURNIN goes  
19          to  $V_\alpha$  to activate a burn-in reference circuit 962. The signal SVREF will move  
20          from  $V_\alpha$  to approximately  $\frac{1}{2} V_\alpha$  such that SV detect circuit 961 is now reference  
21          to  $\frac{1}{2} V_\alpha$ . This effectively lowers the trip point of SV detect circuit 961, so that  
22          normal-magnitude supervoltages can still be detected during burn-in.

1                   **ROW ADDRESSING**

2                   Much of the circuitry associated with row addressing in memory device  
3                   10 in accordance with the presently disclosed embodiment of the invention was  
4                   described above in connection with the general layout and control logic portions  
5                   of the device. Certain other circuits associated with row addressing are depicted  
6                   in Figures 70 through 75.

10                  **COLUMN ADDRESS BUFFERING**

11                  Various circuits associated with the buffering of column addresses in  
12                  memory device 10 are shown in Figures 87 through 98.

13                  **COLUMN DECODE DQ SECTION**

15                  The circuitry associated with column decoding and data input/output  
16                  terminals (so-called "DQ" terminals) is shown in Figures 99 - 109.

18                  **COLUMN BLOCK**

19                  A block diagram of the column block of memory device 10 is shown in  
20                  Figure 113.

22                  **COLUMN FUSES**

1           Memory device 10 in accordance with the presently disclosed embodiment  
2         of the invention includes a plurality of redundant columns which may be  
3         selectively switched-in to replace primary columns in the array which are found  
4         to be defective. The column fusebanks 24 previously mentioned with reference  
5         to Figure 5, are shown in more detail in Figure 110 through 112, and will be  
6         described in further detail below in connection with the description of  
7         redundancy circuits in device 10.

8

9           **ON-CHIP TOPOLOGIC DRIVER**

10          An on-chip topology logic driver of memory device 10 operates selectively  
11         inverts the data being written to and read from the addressed memory cells.  
12         The topology logic driver selectively inverts the data for certain addressed  
13         memory cells and does not invert the data for other addressed memory cells  
14         based upon location of the addressed memory cells in the circuit topology of the  
15         memory array. In the presently preferred embodiment of the invention, the  
16         topology logic driver includes a combination of logic gates that embody a boolean  
17         function of selected bits in the address, whereby the boolean function defines the  
18         circuit topology of the memory array.

19          Figure 218 shows an alternative block diagram of semiconductor memory  
20         IC chip 10 constructed in accordance with the presently disclosed embodiment  
21         of the invention. Those of ordinary skill in the art will appreciate that the  
22         depiction of memory device 10 in Figure 218 has been simplified as compared  
23         with those of earlier Figures. For example, while Figure 218 shows an address

1 decoder 200 receiving both row and column addresses, it will be clear from the  
2 descriptions above that this block 200 actually embodies separate row and  
3 column address decoders. Column decoders 40 within column block segments  
4 33 have been described above with reference to Figure 8 and are shown in more  
5 detail in Figures 99 through 109. Row decoding in accordance with the  
6 presently preferred embodiment of the invention is distributed among various  
7 circuits within memory device 10, including row address predecoder circuit 28  
8 described above with reference to Figures 5 and 19, and local row address  
9 decoders 100 and 102 described above with reference to Figures 14, 18, and 19.  
10 Nonetheless, the simplifications made to the block diagram of Figure 218 have  
11 been made for the purposes of clarity in the following description of the global  
12 redundancy scheme in accordance with the presently disclosed embodiment of  
13 the invention.

14 Memory device 10 includes a memory array, designated as 202 in Figure  
15 218. Memory array 202 in Figure 218 represents what has been described above  
16 as comprising four quadrants 12 each comprising two 8Mbit PABs 14L and 14R  
17 (see, e.g., the foregoing descriptions with reference to Figures 2, 3, 5, 6, 13,  
18 and 14).

19 Data I/O buffers designated 204 in Figure 218 represent the circuitry  
20 described above with reference to Figures 164 through 184. The block  
21 designated read/write control 205 in Figure 218 is intended to represent the  
22 various circuits provided in memory device 10 for generating timing and control  
23 signals used to manage data write and data read operations which transfer data

1           between the I/O buffers and the memory cells. In this manner, the data I/O  
2           buffers and the read/write controller 205 effectively form a data I/O means for  
3           reading and writing data to chosen bit lines.

4           Memory array 202 is comprised of many memory cells (64Mbit in the  
5           presently preferred embodiment) arranged in a predefined circuit topology. The  
6           memory cells are addressable via column address signals CA0 through CAJ and  
7           row address signals RA0 through RAK. Address decoding circuitry 200 receives  
8           row addresses and column address from an external source (such as a  
9           microprocessor or computer) and further decodes the addresses for internal use  
10          on the chip. The internal row and column addresses are carried via an address  
11          bus designated 206. Address decoding circuitry 200 thus provides an address  
12          (consisting of the row and column addresses) for selectively accessing one or  
13          more memory cells in the memory array.

14          Data I/O buffers 204 temporarily hold data written to and read from the  
15          memory cells in the memory array. The data I/O buffers, which are referred to  
16          herein and in the Figures as DQ buffers, are coupled to memory array 202 via  
17          a data bus designated 208 in Figure 218 that carries data bits D0-DL.

18          Memory IC 30 also has an on-chip topology logic driver, designated with  
19          reference number 210 in Figure 218, that is coupled to address bus 206 and to  
20          the memory array 202. Topology logic driver 210 in Figure 218 represents the  
21          circuitry that is shown in greater detail in the schematic diagram of Figure 73.  
22          Topology logic driver 210 outputs one or more invert signals which selectively  
23          invert the data being written to and read from the memory cells over I/O data

1 bus 42 to account for complexities in the circuit topology of the IC, as discussed  
2 in the background of the invention section above. Topology logic driver 210  
3 selectively inverts the data for certain memory cells and does not invert the data  
4 for other memory cells based upon location of the memory cells in the circuit  
5 topology of the memory array.

6 Topology logic driver 50 outputs invert signals in the form of two sets of  
7 complementary signals EVINV/EVINV\* and ODINV/ODINV\* (see Figures 119  
8 through 121. The complementary EVINV/EVINV\* signals are used to  
9 alternately invert or not invert the even bits of data being transferred to and  
10 from the memory array over data bus 208. Likewise, the complementary  
11 ODINV/ODINV\* signals are used to alternately invert or not invert the odd bits  
12 of data. These complementary signals are described below in more detail. The  
13 topology logic driver 210 is uniquely designed for different memory IC layouts.  
14 It is configured specially to account for the specific topology design of the  
15 memory IC. Accordingly, topology logic driver 210 will be structurally different  
16 for various memory ICs. The logic driver is preferably embodied as logic  
17 circuitry that expresses the boolean function that defines the circuit topology of  
18 the given memory array. By designing the topology logic driver onto the  
19 memory IC chip, there is no need to specially program the testing machines used  
20 to test the memory ICs with complex boolean functions for every test batch of a  
21 different memory IC. The memory IC will now automatically realize the  
22 topology adjustments without any external consideration by the manufacturer  
23 or subsequent user.

Figure 219, which is a somewhat simplified rendition of the diagrams of Figures 14, 15, and 18, shows a portion of the memory array 202 from Figure 218. The memory portion has a first memory block 52 and a second memory block 54. Each memory block has multiple arrayed memory cells (designated 72 in Figures 14 and 15) connected at intersections of row access lines 70 and column access lines 71. A first memory block designated 212 in Figure 219 is coupled between two sets of sense amplifiers 64 and 65. Similarly, a second memory block 214 in Figure 219 is coupled between sense amplifiers 65 and 64. Sense amplifiers 64 and 65 are connected to column access lines 71, which are also commonly referred to as bit or digit lines. Column access lines 71 are selected by column decode circuit 40. Column addressing has been described hereinabove with reference to Figures 5, 8, and 99 - 109.

Each memory block in array 202 is also coupled between odd and even row local row decoders 100 and 102; respectively, described above with reference to Figures 14, 18, 19, and 20. These decode circuits are connected to row access lines 70, which are also commonly referred to as word lines. Local row decoders 100 and 102 select the row lines 70 for access to memory cells 72 in the memory array blocks based upon the row address received by memory device 10.

Recall that Figure 14 shows a portion of memory device 10 in more detail. The memory array block shown in Figure 14 has a plurality of memory cells (designated by the small boxes 72) operatively connected at intersections of the row access lines 70 and column access lines 71. Column access lines are arranged in pairs to form bit line pairs. Two sets of four bit line pairs are

1 illustrated where each set includes bit line pairs D0/D0\*, D1/D1\*, D2/D2\*,  
2 and D3/D3\*. The upper or first set of bit line pairs is selected by column address  
3 bit CA2=0 and the lower or second set of bit line pairs is selected by column  
4 address bit CA2=1.

5 The even bit line pairs D0/D0\* and D2/D2\* are coupled to left or even  
6 primary sense amplifiers 64. The odd bit line pairs D1/D1\* and D3/D3\* are  
7 coupled to right or odd primary sense amplifiers 65. The even or odd sense  
8 amplifiers are alternatively selected by the least significant bit of the column  
9 address CA0, where CA0=0 selects the even primary sense amplifiers 64 and  
10 CA0=1 selects the odd primary sense amplifiers 65. The four even bit line pairs  
11 D0/D0\* and D2/D2\* are further coupled to two sets of I/O lines that proceed to  
12 secondary DC sense amplifiers 80. Likewise, the four odd bit line pairs D1/D1\*  
13 and D3/D3\* are coupled to a different two sets of I/O lines which are connected  
14 to secondary DC sense amplifiers 56, as described above with reference to  
15 Figures 13 and 17. The secondary DC sense amplifiers 56 are coupled via the  
16 same data line to a data I/O buffer.

17 DC sense amplifiers 56 are shown in Figures 17 and 103 to have incoming  
18 invert signals TOPINV and TOPINV\*. These signals are generated in topology  
19 logic driver 210, which is shown in more detail in Figure 73. These invert  
20 signals can separately invert the data on bit lines D0/D0\*, D1/D1\*, D2/D2\*, and  
21 D3/D3\*.

22 Individual bit line pairs have a twisted line structure where bit lines in  
23 the bit line pairs cross other bit lines in the bit line pairs at twist junctions in

1 the middle of the memory array block (such as those designated 1 in Figure 1,  
2 and such as can be seen in Figures 13, 14, and 15). The preferred construction  
3 employs a twist configuration involving overlapping of bit lines from two bit line  
4 pairs.

5 Row lines 70 are used to access individual memory cells coupled to the  
6 selected rows. The even rows 512, 514,..., 768, 770, etc... in Figure 14 are  
7 coupled to even row decode circuit 102, whereas the odd rows 513, 515,..., 769,  
8 771, ..., etc... are coupled to odd row decode circuit 100. The memory cells to the  
9 left of the twist junctions are addressed via row address bit RA8=0 and the  
10 memory cells to the right of the twist junctions 76 are addressed via row address  
11 bit RA8=1.

12 Some of the memory cells in the array block are redundant memory cells.  
13 For example, the memory cells coupled to rows 512 and 768 might be redundant  
14 memory cells. Such cells are used to replace defective memory cells in the array  
15 that are detected during testing. One preferred method for testing the memory  
16 IC having on-chip topology logic driver is described below. The process of  
17 substituting redundant memory cells for defective memory cells can be  
18 accomplished using conventional, well known techniques.

19 The IC layout of Figure 14 presents a specific example of a circuit  
20 topology of 64 Meg DRAM in accordance with the presently disclosed  
21 embodiment of the invention. Given this circuit topology, a topology logic driver  
22 210 can be derived for this DRAM. The unique derivation for the DRAM will  
23 now be described in detail with reference to Figures 220 through 224.

1                   Figure 220 shows a table representing the circuit topology of the array  
2                   block from Figure 14. The table contains example rows R512, R513, R514, and  
3                   R515 to the left of the twist and example rows R768, R769, R770, and R771 to  
4                   the right of the twist. The table is generated by examining the circuit topology  
5                   in terms of memory cell location and assuming that the binary value "1" is  
6                   written to all memory cells in the array block 52.

7                   Consider the memory cells coupled to row R512. This row is addressed  
8                   by RA8=0, RA1=0, and RA0=0. The upper set of bit line pairs is addressed via  
9                   CA2=0. For the bit line pair D1/D1\*, the memory cell on row R512 in the array  
10                  block 52 (Figure 14) is coupled to bit line D1. Thus, the table reflects that a  
11                  binary "1" should be written to bit line D1 to place a data value of "1" in the  
12                  memory cell. For bit line pair D0/D0\*, the memory cell on row R512 is coupled  
13                  to bit line D0\*. The table therefore reflects that a binary "0" should be written  
14                  to bit line D0 (i.e., this is the same as writing a binary "1" to complementary bit  
15                  line D0\*) to place a data value of "1" in the memory cell. The table is completed  
16                  in this manner.

17                  Notice that some of the data bits entered in the table are binary "0"s even  
18                  though the test pattern is all "1"s. This result is due to the given circuit  
19                  topology which requires the input of a binary "0", or complementary inverse of  
20                  binary "1", to effectuate storage of a binary "1" in the desired cell.

21                  For this circuit topology, the even data bits placed on the even bit lines  
22                  D0 and D2 are identical throughout the array. Similarly, the odd data bits  
23                  placed on the odd bit lines D1 and D3 are identical. Accordingly, two pair of

1 complementary signals can be used to selectively invert the even and odd bits  
2 of data for input to the memory cells. These complementary inversion signals  
3 are EVINV\_T/EVINV\_T\* and ODINV\_T/ODINV\_T\*. These signals are derived  
4 as follows: the circuit of Figure 73 derives the signals GEINV and GODINV  
5 from row address bits RA0, RA1, and RA8. The GEINV and GODINV signals  
6 are applied to the circuitry of Figure 120, which derives EVINV\_N\* and  
7 ODINV\_N\* from the GEINV and GODINV signals and column address bit CA2.  
8 The circuit of Figure 121 then derives the EVINV\_T/EVINV\_T\* and  
9 ODINV\_T/ODINV\_T\* signals. EVINV\_T/EVINV\_T\* are used to invert the even  
10 bits and ODINV\_T/ODINV\_T\* are used to invert the odd bits.

11 A boolean function for the inversion signals EVINV\_T and ODINV\_T for  
12 the example circuit topology of Figure 4 can be derived from the Figure 5 table  
13 as follows:

$$\begin{aligned} \text{EVINV\_T} &= [(RA8^* \times RA0^* \times RA1^*) + (RA8^* \times RA0 \times RA1) + (RA8 \\ &\quad \times RA0^* \times RA1^*) + (RA8 \times RA0 \times RA1)] \times CA2^* \\ &\quad + [(RA8^* \times RA0 \times RA0^*) + (RA8^* \times RA0^* \times RA1) + \\ &\quad (RA8 \times RA0 \times RA1^*) + (RA8 \times RA0^* \times RA1)] \times CA2 \\ &= (RA0^* \times RA1^* + RA0 \times RA1) \times CA2^* \\ &\quad + (RA0 \times RA1^* + RA0^* \times RA1) \times CA2 \\ \text{ODINV\_T} &= [(RA8^* \times RA0 \times RA1^*) + (RA8^* \times RA0^* \times RA1) + (RA8 \\ &\quad \times RA0^* \times RA1^*) + (RA8 \times RA0 \times RA1)] \times CA2^* \\ &\quad + [(RA8^* \times RA0^* \times RA1^*) + (RA8^* \times RA0 \times RA1) + \\ &\quad (RA8 \times RA0 \times RA1^*) + (RA8 \times RA0^* \times RA1)] \times CA2 \\ &= (RA8^* \times (RA0 \square RA1) + RA8 \times (RA0 \square RA1)^*) \times CA2^* \\ &\quad + [RA8^* \times (RA0 \square RA1)^* + RA8 \times (RA0 \square RA1)] \times CA2 \end{aligned}$$

1 Figures 73 and 120 show circuits that embody these boolean functions for  
2 generating the inversion signals EVINV and ODINV based upon the row and  
3 column addresses. The circuits of Figures 73 and 120 are part of the topology  
4 logic driver 210 for the 64 Meg DRAM in accordance with the presently  
5 disclosed embodiment of the invention. The topology logic driver includes a  
6 global topology decoding circuit 220 (Figure 73) and multiple regional topology  
7 decoding circuits 222 (Figure 120) coupled to the global decoding circuit.

8 The global topology decoding circuit 220 of Figure 73 is preferably  
9 positioned at the center of the memory array. It identifies regions of memory  
10 cells in the memory array for possible data inversion based upon a function of  
11 the row address signals RA0, RA0\*, RA1, RA1\*, RA8, and RA8\*. Global  
12 topology decoding circuit 100 has an exclusive OR (XOR) gate 224 coupled to  
13 receive the two least significant row address bits RA0, RA1, and their  
14 complements. These row address bits are used to select specific row lines. The  
15 output of the OR function is inverted to yield the global even bit inversion signal  
16 GEVINV. A combination of AND gates 226 couple the result of the OR function  
17 to row address bits RA8 and RA8\*. These row address bits are used to select  
18 memory cells on either side of the twist junctions. The results of this logic is the  
19 global odd bit inversion signal GODINV.

20 Multiple regional topology decoding circuits, such as circuit 222 in Figure  
21 120, are provided throughout the array to identify a specific region of memory  
22 cells for possible data inversion. Each regional topology decoding circuit 222  
23 comprises two OR gates 228 and 230 which perform an OR function of the global

1 invert signals GEVINV and GODINV and the column address signals CA2 and  
2 CA2\*. The column address signals CA2 and CA2' are used to select a certain set  
3 of bit line pairs D0/D0\*-D3/D3\*. Regional circuit 222 outputs the inversion  
4 signals EVINV\_N\* and ODINV\_N\* used in the regional array blocks.

5 In the schematic diagram of DC sense amplifier 56 in Figure 17, there is  
6 shown even bit inversion I/O circuitry which interfaces the EVINV/EVINV\*  
7 signals with the internal even bit line pairs (i.e., D0/D0\* and D2/D2\*) in the  
8 memory array. DC sense amplifier 56 is shown in Figure 17 being coupled to  
9 bit line pair DL/DL\* for purposes of explanation. It operatively inverts data  
10 being written to or read from the bit line pair DL/DL\*. The construction of an  
11 odd bit inversion I/O circuit that interfaces the ODINV/ODINV\* signals with the  
12 internal odd bit line pairs is identical.

13 Even bit inversion I/O circuitry in Figure 17 includes an exclusive-or  
14 (XOR) gate 232 which receives the EVINV\_T and EVINV\_T\* signals (or  
15 ODINV\_T/ODINV\_T\* signals) output from the circuitry of Figure 121. (As  
16 shown in Figure 17, the EVINV\_T/EVINV\_Y\* or ODINV\_T/ODINV\_T\* signals  
17 are received at the TOPINV and TOPINV\* inputs to DC sense amplifier 56. The  
18 circuit of Figure 17 also includes a crossover transistor arrangement or data  
19 inverter 234 and a write driver/data bias circuit 236. Data is transferred to or  
20 from bit line pair DL/DL\* via data read lines DR/DR\*. The data read lines  
21 DR/DR\* from DC sense amplifier 56 are connected to the data I/O buffer  
22 circuitry 204 (Figure 218) which shown in greater detail in Figures 164 through  
23 184. As shown in Figure 17, data is written or read depending upon the data

1 write control signal DW which is input to XOR gate 232. The output of XOR  
2 gate 232 controls write driver 234.

3 The EVINV/EVINV\* signals are coupled to the crossover transistor  
4 arrangement or data invertor 234. If the data is to be inverted, the EVINV\_T\*  
5 signal is low and the EVINV\_T signal is high. This causes data invertor 234 to  
6 flip the data being written into or read from the data lines DL/DL\*. Conversely,  
7 if the data is not inverted, the EVINV\_T\* signal is high and the EVINV\_T  
8 signal is low. This causes the data invertor 234 to keep the data the same,  
9 without inverting it.

10 The on-chip topology logic driver in accordance with the present  
11 invention, which includes global topology circuit 220 of Figure 73, regional  
12 topology circuit 222 of Figure 120 and inversion I/O circuit shown in Figure 17  
13 to include XOR gate 232, inverter 234, and write driver/data bias circuit 236,  
14 effectively inverts data to certain memory cells depending upon a function of the  
15 row and column addresses. In the above example, the logic driver operated  
16 based on a function of row bits RA0, RA0\*, RA1, RA1\*, RA8, RA8\* and column  
17 bits CA2, CA2\*. By using the address bits, the logic driver can account for any  
18 circuit topology, including twisted bit line structures. In this manner, the  
19 topology logic driver defines a data inversion means for selectively inverting the  
20 data being written to and read from the addressed memory cells based upon  
21 location of the addressed memory cells in the circuit topology of the memory  
22 array, although other means can be embodied.

1           The above description is tailored to a specific preferred embodiment of a  
2         64 Meg DRAM. However, the invention can be used for any circuit topology,  
3         and is not limited to the structure shown and described. For example, the  
4         topology might employ a twisted row line structure, or complex memory block  
5         mirroring concepts, or more involved twisted bit line architectures. Accordingly,  
6         another aspect of this invention concerns a method for producing a memory  
7         integrated circuit chip having an on-chip topology logic driver. The method  
8         includes first designing the integrated circuit chip of a predefined circuit  
9         topology. Next, a boolean function representing the circuit topology of the  
10        integrated circuit is derived. Thereafter, a topology logic circuit embodying the  
11        boolean function is formed on the integrated circuit chip.

12        The memory IC 10 of this invention is advantageous over prior art  
13        memory ICs in that it has a built-in, on-chip topology circuit. The on-chip  
14        topology logic driver selectively inverts the data being written to and read from  
15        the addressed memory cells based upon the location of the addressed memory  
16        cells in the circuit topology of the memory array. The use of this predefined  
17        topology circuit alleviates the need for manufacturers and user trouble shooters  
18        to preprogram testing machines with the boolean function for the specific  
19        memory IC. Each memory IC instead has its own internal address decoder  
20        which accounts for circuit topologies of any complexity. The testing machine  
21        need only write the data test patterns to the memory array without concern for  
22        whether the data ought to be inverted for topology reasons.

1           Another benefit of the novel on-chip topology decoding circuit is that it  
2 facilitates testing of the memory array. The on-chip topology circuit is  
3 particularly useful in a testing compression mode where many 1s in the test bits  
4 are written and read simultaneously to the memory array. Therefore, another  
5 aspect of this invention concerns a method for testing a memory integrated  
6 circuit chip having a predefined circuit topology and an on-chip topology  
7 decoding circuit. This method will be described with reference to the specific  
8 embodiment of a 64 Meg DRAM described herein.

9           Figure 221 illustrates the testing method of this invention. The first step  
10 240 is to access groups of memory cells in the memory array. Next, a selected  
11 number of bits of test data are simultaneously written to the accessed groups of  
12 memory cells according to a test pattern (step 241). Example test patterns  
13 include all binary "1"s, all binary "0"s, a checkerboard pattern of alternating "1"s  
14 and "0"s, or other possible combinations of "1"s and "0"s.

15           The on-chip topology logic driver can accommodate a large number of  
16 simultaneously written data bits. For instance, a 128 $\times$  compression (i.e., writing  
17 128 bits simultaneously) or greater can be achieved using the circuitry of this  
18 invention. This testing performance exceeds the capabilities of testing  
19 machines. Since four secondary (DC) sense amplifiers 56 are coupled to one  
20 data line, the testing machines can only write the same data to all four write  
21 drivers in secondary amplifiers 56. However, from the table in Figure 220, it is  
22 shown that D0 and D2 may have to be in an opposite state than D1 and D3 to  
23 actually write the same data to the memory cells. Thus, data on two of the four

1 I/O lines may have to be inverted. There is no way for an external testing  
2 machine to handle this condition. An on-chip topology circuit of this invention,  
3 however, is capable of handling this situation, and moreover can readily  
4 accommodate the maximum test address compression of selecting all read/write  
5 drivers simultaneously.

6 The next step 243 is to internally locate certain memory cells within the  
7 accessed groups that should receive inverted data to achieve the test pattern  
8 given the circuit topology of the memory array. In the above example table of  
9 Figure 220, data applied to upper bit lines D0 and D2 in row R512 (where  
10 CA2=0) should be inverted to ensure that the test pattern of all "1"s is actually  
11 written to the memory cell. At step 244, the bits of test data being written to the  
12 certain memory cells are selectively inverted on-chip based upon their location  
13 in the circuit topology. The remaining bits of test data being written to the  
14 other memory cells (such as upper bit lines D1 and D3 in row R512) are not  
15 inverted.

16 Subsequent to the writing and inverting steps, test data is then read from  
17 the accessed groups of memory cells (step 245). The bits of test data that were  
18 previously inverted and written to the certain identified memory cells are again  
19 selectively inverted on-chip to return them to their desired state (step 246).  
20 Thereafter, at step 247, the bits of test data read from the accessed groups of  
21 memory cells are compared with the bits of test data written to the accessed  
22 groups of memory cells to determine whether the memory integrated circuit has  
23 defective memory cells.

1                   **REDUNDANCY**

2                   As previously noted, memory device 10 includes a plurality of extra or  
3                   “redundant” rows and columns of memory cells, such that if certain ones of the  
4                   primary rows or columns of the device are found to be defective during testing  
5                   of the part, the redundant rows or columns can be substituted for those defective  
6                   rows or columns. By “substituted,” it is meant that circuitry within device 10  
7                   causes attempts to access (address) a row or column that is found to be defective,  
8                   to be re-directed to a redundant row or column. Circuitry associated with  
9                   providing this capability in device 10 is shown in Figures 76 through 86.

10                  Memory device 10 in accordance with the presently disclosed embodiment  
11                  of the invention makes efficient use of its redundant circuits and reduces their  
12                  number, and provides a system whereby a redundant circuit element can  
13                  replace a primary circuit element within an entire section of a particular  
14                  integrated circuit chip. Each match circuit analyzes incoming address  
15                  information to determine whether the address is a “critical address” which  
16                  corresponds to a specific defective element in any one of a number of sub-array  
17                  blocks within the section. When a critical address is detected, the match circuit  
18                  activates circuitry which disables access to the defective element and enables  
19                  access to its dedicated redundant element.

20                  There has previously been described with reference to Figures 2, 5, and  
21                  13, for example, the available memory in memory device 10. The memory chip  
22                  is divided into eight separate 8Mbit PAB 14. Each PAB 14 is further subdivided  
23                  into 8 sub-array blocks (SABs) 18 (see Figure 5). Each sub-array block 18

1 contains 512 contiguous primary rows and 4 redundant rows which are  
2 analogous to one another in operation. Each of the primary and redundant rows  
3 contains 2048 uniquely addressable memory cells. A twenty-four bit addressing  
4 scheme can uniquely access each memory cell within a section. Therefore, each  
5 primary row located in the eight SABs is uniquely addressable by the system.  
6 The rows are also referred to as circuit elements.

7 Figure 222 shows a block diagram of the redundancy system according  
8 to the invention for a section of the 64Mbit DRAM IC. The memory in each PAB  
9 14 is divided into eight SABs 18 which are identified as SAB 0 through SAB 7  
10 in Figure 222. As described above, each SAB 18 has 512 primary rows and 4  
11 redundant rows. In accordance with an important aspect of the present  
12 invention, both laser and electrical fuses are provided in support of the device's  
13 row redundancy. As will be appreciated by those of ordinary skill in the art,  
14 laser fuses are blown to cause the replacement of a primary element with a  
15 redundant one at any time prior to packaging of the device. Electrical fuses, on  
16 the other hand, can be blown post-packaging, if it is only then determined that  
17 one or more rows are defective and must be replaced.

18 With reference to Figure 222, each of the four redundant rows associated  
19 with an SAB 18 has a dedicated, multi-bit comparison circuit module in the  
20 form of a row match fuse bank 250. Three of the four redundant rows in each  
21 SAB 18 are programmable via laser fuses; hence, their match fusebanks 250 are  
22 referred to as row laser fusebanks, one of which being shown in greater detail  
23 in Figure 79. In the following description and in the Figures, laser fusebanks

1 will be designated 250L, while electrical fusebanks will be designated 250E;  
2 statements and Figures which apply equally to both laser fusebanks and  
3 electrical fusebanks will use the designation 250. One of the four redundant  
4 rows associated with an SAB 18 is programmable via electrical fuses; hence, this  
5 row's match fusebank 250E is referred to as a row electrical match fusebank,  
6 one of which being shown in the schematic diagram of Figures 76, 77, and 78.

7           Each match fuse bank 250 is capable of receiving an identifying multi-bit  
8 addressing signal in the form of a predecoded address (signals RA12, RA34,  
9 etc... in Figures 77 and 78). Each fuse bank 250 scrutinizes the received address  
10 and decides whether it corresponds to a memory location in a primary row  
11 which is to be replaced by the redundant row associated with that bank. There  
12 are a total of 32 fuse banks 250 for the 32 redundant rows existing in each PAB  
13  
14.

14           Address lines carry a twenty-four bit primary memory addressing code  
15 (local row address) to all of the match-fusebanks 250. Each bank 250 comprises  
16 a set of fuses which have been selectively blown after testing to identify a  
17 specific defective primary row. When the local row address corresponding to a  
18 memory location in that defective row appears on the address lines applied to  
19 the bank, the corresponding match-fuse bank sends a signal on an output line  
20 252 toward a redundant row driver circuit 254. The redundant row driver  
21 circuitry then signals its associated SAB Selection control circuitry 256 through  
22 its redundant block enable line 258 that a redundant row in that SAB is to be  
23 activated. The redundant row driver circuitry 254 also signals which redundant

1 row of the four available in the SAB is to be activated. This information is  
2 carried by the four redundant phase driver lines (REDPH1 through REDPH4)  
3 260. The redundant phase driver lines are also interconnected with all of the  
4 other SAB Selection Control circuitry blocks 262, 264 which service the other  
5 SABs 18. Whenever an activation signal appears on any one of the redundant  
6 phase driver lines 260, the SAB Selection Control blocks 256 disable primary  
7 row operation in each of their dedicated SABs 18.

8 Correlating the foregoing description of row redundancy operation in  
9 accordance with the present invention with the schematics, operation proceeds  
10 as follows: when the address corresponding to a memory location in a defective  
11 row appears address lines applied to the bank, a corresponding match-fuse  
12 bank 250 sends a signal on an output line 252 toward a redundant row driver  
13 circuit 254. One row electrical fusebank 250 is shown in Figures 76, 77, and 78  
14 (it is to be understood that the circuitry of Figures 76, 77, and 78,  
15 interconnected as indicated therein, collectively forms a single row electrical  
16 fusebank 250; thus, the designation "PORTION OF 250" appears in those  
17 Figures, as no one portion of a row electrical fusebank 250 shown in the  
18 individual Figures 76, 77, and 78 constitutes an electrical fusebank on its own).  
19 As shown in Figures 76, 77, and 78, particularly Figures 77 and 78, bits of  
20 decoded addresses RA12, RA34, RA56, etc..., are applied to electrical row fuse  
21 match circuits 253. Each electrical row fuse match circuit 253 in Figures 77 and  
22 78 is identical, with the exception of electrical row fuse match circuit 253', which  
23 differs from the other circuits 253 in that it receives a predecoded row address

1 reflecting only two predecoded row address bit, RA11<0:1>, whereas the other  
2 circuits 253 receive a predecoded row address reflecting four address bits, e.g.,  
3 RA12<0:3>, RA34<0:3>, RA56<0:3>, etc....

4 Figure 77 shows one electrical row fuse match circuit 253 in schematic  
5 form. The electrical row fuse match circuit 253 shown in Figure 77 includes a  
6 match array 255 which receives predecoded row address signals RA12<0:3>. From Figure 78, it is apparent that each of the other electrical row fuse match  
7 circuits 253 in row electrical fusebank 250 receives a different set of predecoded  
8 row address signals, RA34<0:3>, RA56<0:3>, RA78<0:3>, and RA910<0:3>, while row electrical fusebank 253' receives predecoded row address signals  
9 RA\_11<0:1>, which are applied to a match array 255'.  
10  
11

12 As shown in Figure 77, each electrical row fuse match circuit 253 includes  
13 two antifuses 257 (refer to the description herein of laser/electrical fuse options  
14 for a description of what is meant by "antifuse") which may be addressed and thereby selectively blown in order to "program" a given electrical row fuse match  
15 circuit to intercept particular row address accesses. The addressing scheme for  
16 accessing particular row antifuses 257 is set forth in the tables of Figures 11 and 232. (The corresponding addressing scheme for accessing particular column  
17 antifuses is set forth in the tables of Figures 12 and 234.) The addressing  
18 scheme for fuses accessed to enable row redundancy fusebanks is set forth in  
19 Figure 233, while the addressing scheme for fuses accessed to enable column  
20 redundancy fusebanks is set forth in Figure 235.)  
21  
22

1           The state of each fuse in an electrical row fuse match circuit 253, in  
2 conjunction with the predecoded row address applied to match array 255 in that  
3 electrical row fuse match circuit 253, determines whether the  $m^*< n >$  output  
4 signal from that electrical row fuse match circuit 253 is asserted or deasserted  
5 in response to a given predecoded row address. Each electrical row fuse match  
6 circuit 253 (and 253') asserts a separate  $m^*< n >$  signal (electrical row fuse match  
7 circuit 253' asserts has  $m^*< 5 >$  and  $m^*< 6 >$  as outputs). Collectively, the signals  
8  $m^*< 0:6 >$  generated by electrical row fuse match circuits 253 and 253' are  
9 applied to row redundant match circuitry designated generally as 257 in Figure  
10 76 to produce a signal RBmPHn, which corresponds to the output signal on line  
11 252, as previously described with reference to Figure 222, that is applied to  
12 redundant row driver circuitry 254. Each electrical match fuse bank 250 in  
13 device 0 produces a separate RBmPHn signal, those signals being designated  
14 in the schematics as RBaPH<0:3>, RBbPH<0:3>, RBc<PH<0:3>, and  
15 RbdPH<0:3>.

16           Each row electrical match fusebank 250 includes an electrical fuse enable  
17 circuit 261 containing an antifuse 748 which must be blown in order to activate  
18 that fusebank into switching-in the redundant row corresponding to that  
19 fusebank 250 in place of a row found to be defective.

20           An alternative block diagram representation of electrical match fuse  
21 banks 250, showing their relation to corresponding laser match fuse banks, is  
22 provided in Figures 80 through 86. Figure 80 identifies the signal names of  
23 input signals to the circuitry associated with the laser and electrical redundancy

1        fuse circuitry of device 10, the row laser match fusebanks being shown in Figure  
2        79. Figures 81, 82, 83 and 84 show that there are three laser fusebanks for  
3        every row fusebank, and either row electrical fusebanks 250 or row laser  
4        fusebanks 250 can generate the RBmPHn signals necessary to cause  
5        replacement of a defective row.

6        The redundant row electrical driver circuits 254 referred to above with  
7        reference to Figure 222 are shown in Figures 154, 155, 156, and 157. As shown  
8        in those Figures, each driver circuit 254 receives the RBmPHn signals  
9        generated by the match fuse banks 250 and decodes those signals into  
10      REDPHm\*<0:3> signals, which correspond to the signals applied to lines 260  
11      as described above with reference to Figure 222, and further generates an RBm\*  
12      signal, which corresponds to the signal applied to line 258 as also discussed  
13      above with reference to Figure 222.

14      The REDPHm\*<0:3> signals produced by redundant row driver circuits  
15      254 are conveyed to the array driver circuitry shown in Figures 158 and 159,  
16      collectively, which circuitry corresponds to the SAB Selection Control circuitry  
17      blocks 256, 262, and 264 described above with reference to Figure 222.

18      Those of ordinary skill in the art will recognize how the REDPHm<0:3>  
19      signals applied to the array driver circuitry of Figures 158 and 159 function to  
20      override the predecoded row address signals RAxy also applied to the array  
21      driver circuitry, thereby causing access of a redundant row rather than a  
22      primary row for those rows identified through blowing antifuses or laser fuses  
23      in the redundant row circuitry.

1           In accordance with an important aspect of the present invention, it is  
2           notable that the address which initially fired off the match fuse bank can  
3           correspond to a memory location anywhere in the PAB 14, in any one of the 8  
4           SABs. Figure 222 simply shows how the various components interact for the  
5           purposes of the redundancy system. As a result, some lines such as those  
6           providing power and timing are not shown for the sake of clarity. Figures 76  
7           through 86 and 154 through 159 show row redundancy circuitry in accordance  
8           with the present invention in considerably more detail.

9           Figure 79 is a schematic diagram of a row laser fusebank 250L in  
10          accordance with the presently disclosed embodiment of the invention. To  
11          replace a defective row with a redundant row, an available redundant row must  
12          be selected. Selectively blowing a certain combination of fuses in a fusebank  
13          250L will cause the match-fuse bank to fire upon the arrival of an address  
14          corresponding to a memory location existing in the defective primary row of SAB  
15          18. An address which causes detection by the match-fuse bank shall be called  
16          a "critical" address. Each match fuse bank 250L is divided into six sub-banks  
17          270, each having four laser fuses 272. (Laser fuses are utilized in the presently  
18          preferred embodiment of the invention, however, it is contemplated that any  
19          state-maintaining memory device may be used in the system.) The twenty-four  
20          predecoded address lines RA<0:3> etc... are divided up so that four or fewer  
21          lines 274 go to each sub-bank. Each of the address lines 274 serving a sub-bank  
22          is wired to the gate of a transistor switch 751 within the sub-bank.

1           In order to program the match-fuse bank to detect a critical address, three  
2           of the four laser fuses 272 existing on each sub-bank are-blown leaving one fuse  
3           unblown. Each sub-bank therefore, has four possible programmed states. By  
4           combining six sub-banks, a match-fuse bank provides  $4^6$  or 4096 possible  
5           programming combinations. This corresponds to the 4096 primary rows existing  
6           in a section.

7           With continued reference to Figure 79, each laser match fuse bank  
8           further comprises an enable fuse 748 in a laser fuse enable circuit 750. Enable  
9           fuse 748 determines the state of signals  $pa<0:3>$ ,  $pb<0:3>$  ...  $pf<0:3>$  which are  
10          applied to redundant fuse match circuits 270, as will be hereinafter explained.

11          Prior to being blown, enable fuse 748 couples the input of an inverter 752  
12          to ground, making the output of inverter 754, designated LFEN (laser fuse  
13          enable) low. The LFEN signal is applied to the input of a NOR gate 756 which  
14          also receives a normally-low redundancy test signal REDTESTR. Since  
15          REDTESTR and LFEN are both low, the ENFB\* output of NOR gate 756 will  
16          be high, making the output of NOR gates 758 and 760 low. As a result of the  
17          operation of P-type devices 762 and 764, lines p 766 and pr 768 are both high.

18          Although it is not shown in Figure 79, the lines  $pa<0:3>$ ,  $pb<0:3>$  ...  
19           $pf<0:3>$  in Figure 79 are each selectively coupled to either line p 766 or line pr  
20          768. This means that prior to blowing enable fuse 748, all of the lines  $pa<0:3>$ ,  
21           $pb<0:3>$  ...  $pf<0:3>$  are high. Since no laser fuses 272 will be blown if enable  
22          fuse 748 is not blown, the drain of all laser fuses 272 will be held at a high level  
23          by the  $pa<0:3>$ ,  $pb<0:3>$  ...  $pf<0:3>$  signals. Thus, no combination of incoming

1 predecoded row address signals RA12<0:3> etc... can cause any of the  
2 transistors 751 to be turned on.

3 Once laser enable fuse 748 is blown, however, the input of inverter 752  
4 goes high whenever FP\* goes low, which it does every RAS cycle as a result of  
5 the operation of the circuit of Figure 43. This causes the LFEN output of  
6 inverter 754 to go high, causing the output of NOR gate 756 to go low, causing  
7 the output of NOR gates 758 and 760 to go high, turning on transistors 762 and  
8 764. When transistors 762 and 764 turn on, they each establish a path to  
9 ground from the various inputs pa<0:3> through pf<0:3> to redundant laser  
10 fuse match circuits 270.

11 (Each of the inputs pa<0:3> through pf<0:3> to redundant laser fuse  
12 match circuits 270 are coupled to either signal line p 766 or to signal line pr 768  
13 terminals shown in Figure 79. During normal operation of device 10, terminals  
14 p 766 and pr 768 are always both tied to  $V_{\infty}$  or both tied to ground, depending  
15 upon whether enable fuse 748 is not blown or blown, respectively, to enable row  
16 laser fusebank 250. Thus, the signals pa<0:3> through pf<0:3> are likewise all  
17 either at  $V_{\infty}$  or all at ground, depending upon whether enable fuse 748 is blown  
18 or not blown. The reason the signals pa<0:3> through pf<0:3> are  
19 differentiated is in support of a redundancy test mode, in which it is desirable  
20 to temporarily map each fusebank 250 to an address without blowing enable  
21 fuse 748 for the purposes of testing the redundant rows, i.e., simulating a  
22 situation in which the fusebank 250L is enabled and a row address is applied  
23 to cause a critical address match without blowing fuses in the fusebank 250L.

1                         Figure 223 represents a simplified block diagram of row laser fusebank  
2                         250L in accordance with the presently disclosed embodiment of the invention,  
3                         in which it is more explicitly shown that the signals pa<0:3> through pf<0:3>  
4                         are always all either grounded or all at V<sub>cc</sub> depending upon the state of enable  
5                         fuse 748, except during the redundancy row testing mode of operation.)

6                         With continued reference to Figure 79, when signal lines pa<0:3> through  
7                         pf<0:3> are at V<sub>cc</sub> (i.e., when laser enable fuse 748 is not blown), the various  
8                         outputs m\*<0> through m\*<6> are maintained at V<sub>cc</sub> regardless of the state of  
9                         the local row address signals RAxy<0:3> applied to each redundant fuse match  
10                        circuit 270. This is due to the operation of an inverter 800 and a p-type  
11                        transistor 802 in each redundant laser fuse match circuit 270, which tend to  
12                        hold the m\*<x> lines at V<sub>cc</sub>. However, when laser redundancy enable fuse 748  
13                        is blown, such that each of the signals pa<0:3> through pf<0:3> is taken to  
14                        ground potential, a given local row address signal 274 applied to a redundant  
15                        laser fuse match circuit 270 will cause the corresponding m\*<x> line to be  
16                        pulled down to ground potential.

17                         Those of ordinary skill in the art will appreciate that the arrangement of  
18                         NOR, NAND, and inverter gates in row redundant match circuit 804 in Figure  
19                         79 is such that if each of the signals m\*<0> through m\*<6> applied thereto is  
20                        low, the RBmPHn output therefrom will be asserted (high), indicating a match  
21                        in that fusebank 250 has occurred. In order to cause each signal m\*<0> through  
22                        m\*<6> goes low in response to a unique local row address, three out of each four  
23                        laser fuses 272 in each redundant fuse match circuit 270 in a laser fusebank

1       250L is blown. Upon occurrence of the unique local row address to which a  
2       particular laser fuse bank 250L has been programmed, then the unblown laser  
3       fuse 272 in each redundant laser fuse match circuit 270 will cause the  
4       corresponding m\*<x> line to be pulled low, causing the corresponding RBmPHn  
5       signal to be asserted to indicate a redundant row match to that unique row  
6       address.

7       If an arriving address is not a match, the m\*<x> signal generated by one  
8       or more of the redundant fuse match circuits 270 will remain high, thereby  
9       keeping the output of row redundant fuse match circuit 804 low. Thus, the  
10      combination of the blown and un-blown states of the twenty-four fuses 272 in  
11      a given laser row fusebank 250 determines which primary row will be replaced  
12      by the redundant row dedicated to this bank. It shall be noted that this system  
13      can be adapted to other memory arrays comprising a larger number of primary  
14      circuit elements by changing the number of fuses in each sub-bank and  
15      changing the number of sub-banks in each match-fuse bank. Of course the  
16      specific design must take into account the layout of memory elements and the  
17      addressing scheme used. The circuit design of the sub-bank can be changed to  
18      accommodate different addressing schemes such that a match-fuse bank will  
19      fire only on the arrival of a specific address or addresses corresponding to other  
20      arrangements of memory elements, such as columns. Logic circuitry can be  
21      incorporated into the sub-bank circuitry to allow for more efficient use of the  
22      available fuses without departing from the invention.

1 Referring now to Figures 76, 77, and 78, the operation of row redundancy  
2 electrical fusebanks 250E, which is similar but slightly different than that of  
3 row redundancy laser fusebanks 250L as just described with reference to Figure  
4 79. In Figures 76, 77, and 78, however, those components which are  
5 substantially identical to those of Figure 79 have retained identical reference  
6 numerals.

7 In Figure 76, it can be seen that each row electrical fusebank 250E  
8 includes an electrical fusebank enable circuit 261 having an enable fuse 748.  
9 Enable fuse 748, like enable fuse 748 in Figure 79, is blown to activate or enable  
10 the fusebank 250E with which it is associated. When enable fuse 748 is blown,  
11 this causes assertion of the electrical fuse enable signal designated EFEN in  
12 Figures 76, 77, and 78 to activate electrical fusebank 250. In particular, the  
13 EFEN signal which is asserted in response to the blowing of enable fuse 748 in  
14 row electrical fusebanks 250, is applied to one input of NAND gates 810, 812,  
15 814, and 816 included in each row redundant electrical fuse match circuit 270  
16 in each row electrical fusebank 250. When the EFEN input to each NAND gate  
17 810, 812, 814, and 816 is deasserted, the outputs from those NAND gates will  
18 always be high. When enable fuse 748 in a row electrical fusebank 250 is  
19 blown, however, the EFEN input to each NAND gate 810, 812, 814, and 816 will  
20 be asserted, so that those NAND gates each act as inverters with respect to the  
21 other input thereof. The assertion of the EFEN output from electrical row fuse  
22 enable circuit 261 also is determinative of the assertion or deassertion of the p  
23 and pr outputs 766 and 768 from redundant row pulldown circuits 268 and 269

1       in Figure 76. Like the p and pr outputs 766 and 768 in row laser fusebank  
2       circuits in Figure 79, the p and pr outputs 766 and 768 from redundant row  
3       pulldown circuits 268 and 269 in Figure 76 determine whether the pa<0:3>  
4       through pf<0:3> inputs to redundant row fuse match circuits 255 in row  
5       electrical fusebanks 250 are asserted or deasserted. As was the case for the  
6       pa<0:3> through pf<0:3> signals in Figure 279, those in Figures 77 and 78 are  
7       either all asserted or all deasserted, depending upon whether enable fuse 748  
8       is or is not blown, except during a redundant row test mode of operation, in  
9       which individual electrical row fusebanks 250 are mapped to particular  
10      addresses for the purposes of testing. If enable fuse 748 is not blown, the  
11      signals pa<0:3> through pf<0:3> will always be asserted, preventing the m\*<x>  
12      outputs from electrical row fuse match circuit 255 from ever being asserted  
13      (low). When enable fuse 748 is blown, on the other hand, (and device 10 is not  
14      operating in the redundant row test mode) the pa<0:3> through pf<0:3> signals  
15      are all deasserted, so that depending upon which electrical antifuses 257 are  
16      blown, each row electrical fusebank 250 will be responsive to a unique local row  
17      address applied to its RAxy<z> inputs to its electrical row fuse match circuits  
18      253 to assert (low) its m\*<x> outputs. If a row address for which a given row  
19      electrical fusebank 250 is programmed is applied, each of its m\*<x> outputs will  
20      be asserted (low), so that the RBmPHn output from its row redundant match  
21      circuit 257 will be asserted (high).

22           Summarizing the operation of row electrical fusebank circuits 250E, each  
23       electrical fuse row match circuit 253 in each row electrical fusebank circuit 250E

1 includes two electrical antifuses 257 which are selectively blown in order to  
2 render the fusebank circuit 250 responsive to a unique row address. Those of  
3 ordinary skill in the art will appreciate upon observing Figure 77 that when the  
4 EFEN input to NAND gates 810, 812, 814, and 816-- is enabled, whether  
5 neither, one, or both antifuses 257 in each electrical row fuse match circuit 253  
6 is/are blown will determine which combination of local row address signals  
7 RAxy<z> applied to each electrical row fuse match circuit 253 will result in  
8 assertion of the FX0/FX0\* and FX1/FX1\* outputs of NAND gates 810, 812, 814,  
9 and 816 will be asserted. Those FX0/FX0\* and FX1/FX1\* outputs, in turn,  
10 determine whether the m\*<x> output of the electrical row fuse match circuit 253  
11 is asserted, in the same manner in which the local row address signals applied  
12 to redundant laser fuse match circuits 270 in Figure 279 determine whether the  
13 respective m\*<x> outputs therefrom are asserted.

14 Both laser and electrical row fusebanks 250L and 250E as described  
15 above function to assert their RBmPHn outputs in response to unique local row  
16 addresses, and these RBmPHn signals are provided to redundant row driver  
17 circuits, depicted in Figures 154 through 157, to generate REDPH\*<x> signals.

18 The purpose of the redundant row drivers shown in Figures 154 through  
19 157 is to inform its SAB 18 that a redundant row is to be activated, and which  
20 of the four redundant rows on the SAB is to be accessed. The drivers also  
21 inform all the other SAB's the redundant operation is in effect, disabling all  
22 primary rows. The redundant row drivers use means similar to the match fuse  
23 bank to detect a match. Referring to Figures 154 through 157, and to Figure

1           223, information that a redundant row in an SAB 18 is to be accessed is carried  
2           on a line RBm\* 288 in each driver 254 as a selection signal. RBm\* attains a  
3           ground voltage when any of the four lines 252 arriving from the match fuse  
4           banks 250 carries an activation voltage. Information concerning which of the  
5           four redundant rows in the SAB 18 is to be accessed is carried on the four  
6           redundant phase driver lines 260 labeled REDPH0\*, REDPH1\*, REDPH2\* and  
7           REDPH3\*. Since the redundant phase driver lines are common to all the SABs,  
8           these lines are used to inform all the SAB's that primary row operation is to be  
9           disabled.

10          During an active cycle, when a potential matching address is to be  
11         scrutinized by the match fuse banks, RBm\* 258 and REDPH0\* through  
12         REDPH3\* 260 are precharged to  $V_{\infty}$  by RBPRE\* line 292 prior to the arrival of  
13         the address. RBm\* is held at  $V_{\infty}$  by a keeper circuit 294. When a match fuse  
14         bank 250 has a match, its output 252 closes a transistor switch 296 which  
15         brings RBm\* to ground. It also closes a transistor switch 297 dedicated to one  
16         of the four redundant phase driver lines 290 corresponding to that match fuse  
17         bank's phase position. The remaining phase driver lines REDPHx\* remain at  
18         Vcc, however, since the other match fuse banks serving the SAB 18 would not  
19         have been set to match on the current address.

20          The outputs of the redundant row drivers (Rbm\* 258 and REDPH0\*  
21         through REDPH3\*) supply information to the SAB Selection Control circuitry  
22         256 for all the SABs. The job of each SAB Selection Control module 256 is to  
23         simply generate signals which help guide its SAB operations with respect to its

1 primary and redundant rows of memory. If primary row operation is called for,  
2 the module will generate signals which enable its SAB for primary row  
3 operations and enable the particular row phase-driver for the primary row  
4 designated by the incoming address. If redundant operation is called for, the  
5 module must generate signals which disable primary row operations, and if the  
6 redundant row to be used is within its SAB, enable its redundant row  
7 operations.

8 In other words, when memory is being accessed, each SAB can have six  
9 possible operating states depending on three factors: (1) whether or not the  
10 current operation is accessing a primary row or a redundant row somewhere in  
11 the entire section; (2) whether or not the address of the primary row is located  
12 within the SAB of interest; and (3) if a redundant row is to be accessed, whether  
13 or not the redundant row is located in the SAB of interest. In the case where a  
14 primary row is being accessed, REDPH0 through REDPH3 will be inactive,  
15 allowing for primary row designation. During redundant operation, one of  
16 REDPH0 through REDPH3 will be active, disabling primary operation in all  
17 SABs and indicating the phase position of the redundant row. The status of a  
18 particular SAB's RBm\* line will signify whether or not the redundant row being  
19 accessed is located within that SAB.

20 Figure 224 shows a simplified circuit diagram for one embodiment of one  
21 SAB Selection Control circuit 256.

22 In order to set its dedicated SAB to the proper operational state, the SAB  
23 Selection Control circuit 256 has three outputs. The first, EBLK 300, is active

1       when the SAB is to access one of its rows, either primary or redundant. The  
2       second, LENPH 302, is active when the SAB phase drivers are to be used, either  
3       primary or redundant. The third, RED 304, is active when the SAB will be  
4       accessing one of its redundant rows.

5              The SAB Selection Control circuit is able to generate the proper output  
6       by utilizing the information arriving on several inputs. Primary row operation  
7       inputs 306 and 308 become active when an address corresponding to a primary  
8       row in SAB 0 is generated. When a redundant match occurs, redundant  
9       operation is controlled by redundant input lines RBO 288 and REDPH0  
10      through REDPH3 290.

11             Figures 158 and 159 collectively illustrate in greater detail the  
12       implementation of SAB selection control circuitry 256 and the derivation of the  
13       RED, EBLK, and LENPH signals.

14             Each of the above mentioned six operational cases for a given SAB 18 will  
15       now be discussed in greater detail. During primary operation when the address  
16       does not correspond to a memory location in the SAB, none of the redundant  
17       input lines 288 and 290 and none of the primary operation input lines 306 and  
18       308 are active.

19             During primary operation when the address does correspond to a memory  
20       location in the SAB, none of the redundant input lines are active. However, the  
21       primary operation lines 306 and 308 are active. This in turn activates EBLK  
22       300 and LENPH 302. During-redundant operation one of the redundant phase  
23       driver lines 290 will be active low. This logically results in outputs EBLK and

LENPH being disabled. This can be overridden by an active signal arriving on RBO 288. Thus, all SABs are summarily disabled when a redundant phase driver line is active, signifying redundant operation. Only the SAB which contains the actual redundant row to be used is re-enabled through one of the redundant block enable lines RBO through RB7.

Although Figure 224 and Figures 158 and 159 show a specific logic circuit layout. Any layout which results in the following truth table would be adequate for implementing the system. Figure 225 is a truth table of SAB Selection Control inputs and outputs corresponding to the six possible operational states.

The preferred embodiment describes the invention as implemented on a typical 64Mbit DRAM where redundant circuit elements are replaced as rows. This is most convenient during "page mode" access of the array since all addresses arriving between precharge cycles correspond to a single row. However, the invention may be used to globally replace column type circuit elements so long as the match-fuse circuitry and the redundant driver circuitry is allowed to precharge prior to the arrival of an address to be matched.

One advantage of this aspect of the invention is that it provides the ability to quickly and selectively replace a defective element in a section with any redundant element in that section.

The invention is readily adaptable to provide parallel redundancy between two or more sections during test mode address compression. In this way, one set of match-fuse banks would govern the replacement of a primary row with a specific redundant row in a first section and the same replacement

1           in a second section. This allows for speedier testing and repair of the memory  
2           chip.

3           Another advantage is that existing redundancy schemes on current  
4           memory ICs can be upgraded without redesigning the architecture. Of course,  
5           this aspect of the invention provides greater flexibility to subsequent memory  
6           array designs which may incorporate the invention at the design stage. In this  
7           case, modifications could provide for a separate redundancy bank which could  
8           provide circuits to replace primary circuitry in any SAB or any section.  
9           Likewise, a chip having only one section would allow for replacing any primary  
10          circuitry on the chip with equivalent redundant circuitry.

11

12          **REDUNDANT ROW CANCELLATION/REPAIR**

13          While the provision of redundant rows (or columns) in a memory device  
14          enables a part to be salvaged even though one or more primary rows (or  
15          columns) is found to be defective, it is believed that there has not been shown  
16          in the prior art a method in accordance with the present invention for salvaging  
17          a part if a redundant row that has been switched-in in place of a defective  
18          primary row is subsequently found to be defective. That is, there is not believed  
19          to have previously been shown a way to effectively "unblow" a fuse which causes  
20          the switching-in of a redundant row, and to then cause another non-defective  
21          redundant row to be switched-in in place of the defective redundant row.

22          In accordance with the presently preferred embodiment of the invention,  
23          however, such a capability exists. Referring to Figure 236, there is shown a

1 block diagram of electrical row fusebank circuit 250 in accordance with the  
2 presently disclosed embodiment of the invention, including a match array circuit  
3 255 as previously described with reference to Figures 76, 77, and 78 which, as  
4 previously noted, collectively show row fusebank circuit 250 in detail.

5 Row fusebank circuit 250 also includes a fusebank enable circuit 261  
6 which, as shown in Figure 236, functions to generate an EFEN signal to enable  
7 match array 255. Row fusebank circuit 250 further includes a cancel fuse  
8 circuit 263 which, as will be hereinafter described in further detail, operates to  
9 generate a CANRED signal to cancel or switch-out a previously switched-in  
10 redundant row. Finally, row fusebank circuit 250 includes a latch match circuit  
11 265 which receives the MATCH signal (which corresponds to the RBmPHn  
12 signals previously described with reference to Figures 76, 77, and 78) from  
13 match array 255.

14 The latch match circuit 265, cancel fuse circuit 263, fusebank enable  
15 circuit 261, CANRED signal, and EFEN signal from Figure 236 are each  
16 identified in the schematic diagrams of Figure 76, 77, and 78.

17 In accordance with the presently disclosed embodiment of the invention,  
18 a redundant element (row or column) is cancelled by disabling the  
19 corresponding match array 255.

20 As shown in Figure 76, the EFEN signal is ORed with a signal  
21 REDTESTR in OR gate 266 to generate an active low enable fusebank signal  
22 ENFB\* (the ORing of EFEN with REDTESTR is done for purposes related to  
23 test modes in device 10, which is not relevant to the present description). The

enable fusebank signal ENFB\* is then ORed, in OR gate 267 in a redundant row pulldown circuit 268, to generate a pulldown signal p, and in a redundant pulldown circuit 269 to generate a pulldown signal pr.

The state of these signals p and pr determines the states of signals px<0:3> that are applied to match arrays 255 in the fusebank 250. The correlation between the p and pr signals and the various px<0:3> signals (i.e., pa<0:3>, pb<0:3>, ... pf<0:3>) is apparent from diagrams of Figures 81, 82, and 83.

Referring again to Figure 76, cancel fuse circuit 263 includes an antifuse 271, a pass transistor 273, protection transistors 275 and 277, a program transistor 279, a reset transistor 281, and a latch made up of transistors 283, 285, 287, and 289. To program antifuse 271, the address of the failed element is supplied to cause a match to occur in match array 255, causing RBmPHn to go high.

The signal LATMAT applied to latch match circuit 265 is generated by backend repair programming logic depicted in Figure 66 and goes high in response to a RAS\* cycle and a supervoltage programming signal on address pin 11. Thus, when the match signal RBmPHn goes high it is latched in latch match circuit 265. The ENABLE signal shown in Figure 236 as an input to latch match circuit 265 corresponds to the cancel redundancy programming signal PRGCANR in the schematic of Figure 76 and is also generated in response to a supervoltage signal on address pin 11 and a 1 on address pin 0, by backend programming logic circuitry depicted in Figures 66 and 67.

1           ENABLE (PRGCANR) signal thus goes high to enable the latch match circuit  
2           to latch the match signal RBmPHn. The output of latch match circuit 265 goes  
3           high, so that the ENABLE (PRGCANR) signal going high turns on program  
4           transistor 279. At the same time, DVC2E (also generated by backend repair  
5           programming logic shown in Figure 66) goes low to shut off passgate 273, thus  
6           isolating the latch circuit comprising transistors 283, 285, 287, and 289. (As  
7           previously noted, DVC2E is normally biased at around  $V_\alpha/2$ .) Once transistor  
8           279 is on and transistor 273 is off, the CGND input to device 10 is brought to the  
9           programming voltage to “pop” or “blow” antifuse 271. Once antifuse 271 is  
10          blown, it forms a short circuit. CGND then returns to ground, and DVC2E goes  
11          back to  $V_\alpha/2$ . The input of transistor 289 is pulled low by CGND via the shorted  
12          fuse 271, and thus the CANRED output of cancel fuse circuit 263 goes high to  
13          disable the fusebank.

14           The RESET input to cancel fuse circuit 263, which is generated by  
15           backend repair programming logic circuitry shown in Figure 66 is used to  
16           ensure that the node designated 291 in Figure 76 is initialized to ground  
17           potential before programming begins. The FP\* input to fuse cancel circuit 263  
18           is generated by RAS control logic shown in Figure 43, and goes active low when  
19           RAS\* goes low so that the input of transistor 189 is not precharged through  
20           transistors 285 and 283. FP\* is high when RAS\* is high to eliminate standby  
21           current after fuse 271 is programmed. Transistor 283 is a long L device to limit  
22           active current through shorted antifuse 271.

1 It is to be noted that the foregoing description of the programming  
2 (blowing) of antifuse 271 applies to the programming of all antifuses in device  
3 10. CGND is a common programming line that connects to all other antifuses  
4 in device 10. For example, Figure 77 shows that antifuses 257 in each electrical  
5 row fuse match circuit 253 have circuitry which is substantially identical to the  
6 circuitry described above with regard to the electrical fuse cancel circuit 263  
7 (i.e., transistors 273, 275, 277, 279, 281, 283, etc...), such that antifuses are  
8 blown in substantially the same way as antifuse 271.

9 While the procedure for blowing each antifuse in device 10 is  
10 substantially the same, one difference is that a different fuse address must be  
11 provided to identify the fuse to be blown in a given instance. As previously  
12 noted, the addresses for each fuse in device 10 are set forth in the tables of  
13 Figures 11, 12, and 232 through 235.

14 In Figure 214, there is provided a flow diagram illustrating the steps  
15 involved in programming a redundant row electrical fusebank 250. The first  
16 step 700 in the process is to enter the program mode of device 10. This is  
17 accomplished by applying a supervoltage (e.g., 10V or so) to address pin A11,  
18 while keeping the RAS, CAS, and WE inputs high.

19 Next, in step 702, the desired electrical fusebank is addressed by first  
20 applying its address within a quadrant 12, as set forth in the table of Figure  
21 233, to the address input pins and bringing RAS low, and then identifying the  
22 quadrant 12 of the desired fusebank on the address pins A9 and A10 and  
23 bringing CAS low.

1           In step 704, all address inputs are brought low, WE is brought low, and  
2           address pin A2 is brought high; this causes the backend repair programming  
3           logic shown in Figures 66 and 67 to assert the PRGR signal, which is applied to  
4           an electrical fuse select circuit 249 shown in Figure 76. Electrical fuse select  
5           circuit 249 generates a fusebank select signal FBSEL to activate the row  
6           fusebank 250. Also in step 204, the selected fuse is programmed or blown by  
7           application of a programming voltage to address input A10. (As shown in  
8           Figures 66 and 67, the backend repair programming logic in device 10 functions  
9           to couple address input A10 to the CGND signal path of device 10 when device  
10          10 is placed in program mode in step 700.)

11           To verify programming, in step 706 the resistance of the selected antifuse  
12          is measured by measuring the voltage on CGND/A10. As noted above, the  
13          blowing an antifuse causes the antifuse to act as a short circuit. As can be seen  
14          in Figures 76 and 77, each antifuse in device 10 (e.g., antifuses 257) is coupled  
15          between  $V_{cc}$  and CGND. Thus, the voltage on CGND (as measured from address  
16          pin A10) will indicate whether the selected antifuse has been blown.

17           In decision block 708, it is determined whether the measured voltage  
18          reflected a properly blown antifuse. If not, the process is repeated starting at  
19          step 704. If so, programming is completed, and program mode may be exited.

20           Figure 216 shows the steps 712, 714, 716, 718, 720, and 722 involved in  
21          programming a column fusebank. The steps involved in programming a column  
22          fusebank are generally the same as those for programming a row fusebank,  
23          except that in step 714, the row address is not necessary (although RAS must

1           be brought low), and in step 716, address pin A3 is brought high instead of A2,  
2           to cause backend repair programming logic to assert PRGC instead of PRGR.

3           As described above, device 10 in accordance with the present invention  
4           is implemented such that if a redundant row or column that has been switched-  
5           in in place of a row or column that has been found to be defective is itself  
6           subsequently found to be defective, that redundant row or column can be  
7           cancelled, and another redundant row or column switched-in to replace the  
8           failed redundant row or column. Figure 212 sets forth the steps which must be  
9           taken in the event that a row or column is found to be defective, in order to  
10          determine whether that defective row or column is a primary row or column or  
11          a redundant row or column.

12          In step 726, device 10 is put into the program mode, just as in steps 700  
13          (Figure 214) and 712 (Figure 216). Steps 728 and 730 are then repeated as  
14          many times as necessary to find an unused redundant row in a given fusebank  
15          -- in step 728, the fusebank is addressed (and PRGR is asserted by backend  
16          repair programming logic of Figures 66 and 67 to activate the fusebank, as  
17          described above with reference to step 704 in Figure 214), while in step 730, the  
18          antifuse resistance is measured (via address pin A11) to determine whether the  
19          fuse has been blown.

20          Once an unused fusebank is found via steps 726 through 730, in step 732  
21          the address of the unused fusebank is latched. This is accomplished as follows:  
22          while address pin A2 is held high (this is what causes PRGR to be asserted by  
23          backend repair programming logic of Figures 66 and 67), address pin A0 is held

1 high (causing backend repair programming logic to assert PRGCANR as well).  
2 Assertion of both PRGR and PRGCANR causes backend repair programming  
3 logic to assert the signal FAL, as shown in Figure 65.

4 As shown in Figure 76, the signal FAL is applied to the inputs of a latch  
5 comprising NAND gates 734 and 736. The latch comprising gates 734 and 736  
6 functions to latch the output of NAND gate 738 upon assertion of FAL. As  
7 shown in Figure 76, the output of NAND gate 738 goes low whenever the  
8 fusebank in which it is located is accessed. Thus, if a fusebank is being  
9 addressed when FAL is asserted, the output of NAND gate 734 will be latched  
10 high (i.e., that fusebanks address is latched). This also results in one input of  
11 a NOR gate 741 being latched low.

12 The next step 742 shown in Figure 212 is to attempt an access to a row  
13 previously known to be defective, so that it can be determined whether that row  
14 is a primary row or a redundant row. This is accomplished by addressing the  
15 row in a conventional manner. As described above, if the defective row is a  
16 redundant row, this will cause the RBmPHn output from some redundant  
17 fusebank (e.g., row electrical fusebank circuit 250). This, in turn leads to the  
18 assertion of a signal MATOUT. See, for example, Figures 81 and 82, which  
19 show that for row fusebanks, the MATOUT signal reflects the ORing, in OR  
20 gates 744, of the RBmPHn outputs from each row fusebank. Thus, if a match  
21 occurs in any fuse match circuit in a fusebank, the MATOUT signal from that  
22 fusebank will be asserted. From Figures 83 and 84, it can be seen that the  
23 MATOUT signals from all fusebanks are combined to generate an MCHK\*

1 signal, where MCHK\* is asserted (low) whenever a match occurs in the  
2 fusebank. As shown in Figure 76, the MCHK\* signal is applied to another input  
3 of NOR gate 741, in each fusebank. (NOR gates 741 in each fusebank also  
4 receive the PRGCANR input signal, which is only asserted during row  
5 redundancy cancellation programming.)

6 Although MCHK\* and PRGCANR will be low in every fusebank circuit  
7 in device 10 when a match occurs in response to a given address, only in the  
8 fusebank found to be available in steps 728 and 730 in Figure 212 will the  
9 output of NAND gate 736 also be low, as a result of latching that fusebank's  
10 address in the latch formed by NAND gates 736 and 738.

11 As a result of this condition, if a match occurs in any fusebank in  
12 response to the address applied in step 742 of Figure 212, the output of NOR  
13 gate 741 in the fusebank found to be available in steps 728 and 730 will go high,  
14 turning on transistors 744 and 746 and effectively establishing a short across  
15 antifuse 748 in that fusebank, which antifuse is known from steps 728 and 730  
16 to be unblown. Thus, after applying the address of a known bad row in step  
17 742, the resistance of antifuse 748 in the available row electrical fusebank 250  
18 can be measured to determine whether the known bad row was a primary row  
19 or a redundant row. Measuring the resistance of antifuse 748 is represented by  
20 step 820 in Figure 212.

21 If the resistance measurement of antifuse 748 in step 820 shows that  
22 antifuse 748 has been shorted out (by transistors 744 and 746), this indicates  
23 that the known bad row whose address was applied in step 742 was a redundant

1 row, necessitating, as shown in step 822, the cancellation of that bad redundant  
2 row and replacement thereof with another redundant row. On the other hand,  
3 if the resistance measurement of antifuse 748 in step 820 shows an open circuit,  
4 this means that the known bad row was a primary row, not a redundant row  
5 (step 824 in Figure 212). Thus, no cancellation is required. The last step in the  
6 process illustrated in Figure 212 is to exit the program mode of device 10.

7       Turning now to Figure 215, there is provided a flow diagram illustrating  
8 the steps to be performed to determine the need for cancellation of a failed  
9 redundant column in device 10. The first step 828 in the process depicted in  
10 Figure 215 is to enter the redundancy cancel program mode, which is  
11 accomplished by bringing address pin A11 to a supervoltage while keeping WE  
12 high and bringing RAS and CAS low. Then, address pin A11 is brought low and  
13 RAS and CAS are brought high. This causes assertion of the signal LATMAT  
14 by backend repair programming logic shown in Figure 66. As shown in Figure  
15 106, the LATMAT signal is applied to an enable input of a DQ match latch 832.

16       Column decoding circuitry shown generally in Figures 99 through 109  
17 operates in a manner generally analogous to row decoding circuitry described  
18 above to generate local column address (LCA) signals from which column select  
19 (CSL) and redundant column select (RCSL) signals are derived. In addition,  
20 local row addresses (LRAs) are applied to inputs of laser column fusebank  
21 circuitry 844 shown in Figure 110, and to electrical column fusebank circuitry  
22 846 shown in Figure 112. In the presently preferred embodiment of the  
23 invention, device 10 includes seven laser-programmable redundant columns and

1 one electrically programmable redundant column for each DQ section 20 of  
2 device 10.

3 The operation of column laser fuse bank 844 and electrical laser fuse  
4 bank 846 is closely analogous to that of row laser and electrical fusebanks 250.  
5 For example, referring to Figure 110, it can be seen that each column laser  
6 fusebank 844 includes a column laser fuse enable circuit 848 which, like row  
7 laser fuse enable circuit 261 in Figure 76, includes a laser fuse 850 in Figure  
8 110) that must be blown to enable that fusebank 844. Likewise, each laser  
9 fusebank 844 includes an electrical fuse cancel circuit 852 for allowing  
10 cancellation of a redundant column which is found to be bad after being  
11 switched-in in place of a bad primary column.

12 Each column redundancy fusebank (both laser 844 and electrical 846)  
13 also includes a plurality of redundant column match circuits 854 which assert  
14 (low) m\* signals in response to application of a unique address corresponding  
15 to a primary column which has been replaced with a redundant column, these  
16 column match circuits 854 being analogous in operation and design to the row  
17 redundancy match arrays 255 previously described with reference to Figures 77.

18 Column electrical fusebank circuit 846 in device 10 likewise includes a  
19 plurality of redundant column match circuits 854. In each column laser  
20 fusebank 844, if the m\* outputs from each match array 854 is asserted (low) in  
21 response to a given predecoded column address, that fusebank asserts (low) a  
22 MATCH\* output signal, the outputs from each group of seven column laser  
23 fusebanks 844 associated with a DQ section 20 being designated MATCH\*0

1 through MATCH\*6. Similarly, if each match array 854 in column electrical  
2 fusebank 854 asserts (low) its m\* output indicating a match to a given column  
3 address, fusebank 846 asserts its MATCH\*7 output signal.

4 The MATCH\*<0:7> signals from column electrical and laser fusebanks  
5 846 and 844 are applied to the inputs of a pair of NAND gates 858 and 860  
6 shown in Figure 106, such that a signal DQMATCH\* is derived if a  
7 redundancy match occurs in response to an applied column address. Recall from  
8 Figure 215 that the signal LATMAT is asserted during step 830 when the  
9 address of a known bad column is applied to device 10. Thus, in step 834, if the  
10 known bad column is a redundant column, in step 834 the DQMATCH\* signal  
11 in the local column address driver circuitry of Figure 106 will be asserted.  
12 When this occurs, the assertion of the DQMATCH\* signal will be latched in  
13 latch 832, as a result of the LATMAT signal being asserted. As shown in Figure  
14 106, latching the DQMATCH\* leads to assertion (low) of an ID signal which is  
15 provided as an input to the column fuse block circuit of Figure 104 (which  
16 represents the combination of column electrical fusebank 846 and column laser  
17 fusebank 844). As shown in Figure 112, the ID signal of latch 832 is applied  
18 as an input to a column fusebank enable circuit 862 which includes a fusebank  
19 enable antifuse 864 that must be blown to enable electrical fusebank 846. In  
20 particular, the ID signal is applied to the gate of one of two transistors 866 and  
21 868 that are coupled in parallel with fusebank enable antifuse 864. With this  
22 arrangement, a redundancy hit during step 834 of Figure 215 will result in  
23 transistor 866 being turned on, thereby shorting antifuse 864.

1           The next step 836 in the procedure of Figure 215 is to address the  
2 electrical fusebank (whose address is as set forth in the table of Figure \_\_\_\_) and  
3 measure its resistance; if a short is measured, this indicates that transistor 866  
4 is turned on and thus that the known bad column whose address was applied  
5 during step 830 was a redundant column which must be cancelled. If an open  
6 circuit is measured, this indicates that the known bad column was a primary  
7 column, and no redundancy cancellation is necessary.

8           Turning now to Figure 213, a flow diagram is provided illustrating the  
9 steps to be taken in order to cancel a row redundancy fusebank. The first step  
10 870 is to enter the program mode by applying a supervoltage to address pin A11  
11 while keeping WE high and bringing RAS and CAS low, then bringing address  
12 pin A11 low and RAS and CAS high. In step 872, the address of a known bad  
13 row is applied to the address pins while RAS is brought low, and then the  
14 quadrant of the known bad row is identified with column address bits CA9 and  
15 CA10 while CAS is brought low. At this point, the LATMAT signal referred to  
16 above with reference to Figure 215 will be asserted, as previously described.

17           In step 874 of Figure 213, the fusebank is cancelled by bringing all  
18 address pins low, bringing WE low and address bit A0 high. This causes the  
19 backend repair programming logic of Figures 66 and 67 to assert the PRGCANR  
20 (cancel redundancy programming) signal which is applied to the electrical fuse  
21 cancel circuit of each row electrical fusebank 250E (see Figure 76). The  
22 PRGCANR signal, in combination with the match signal that will be asserted  
23 only in the fusebank 250E associated with the known bad redundant row,

1 function to turn on transistor 279. At this point, a programming voltage is  
2 applied to address input A10 (CGND), blowing cancel redundancy fuse 271.  
3 (The blowing of cancel fuse 271 is made possible because transistor 279 being  
4 turned on provides a path between fuse 271 and ground.)

5 Next, in step 876, the resistance of fuse 271 is measured to verify  
6 cancellation. If an open circuit is detected, steps 874 and 876 must be repeated.  
7 Otherwise, cancellation is successful (step 878).

8 In Figure 217, the steps to be performed to cancel a column redundancy  
9 fusebank are illustrated. The first step 880 is to enter the programming mode  
10 of device 10, by bringing address pin A11 to a supervoltage and keeping RAS,  
11 CAS, and WE high, as before. Next, in step 882, the address of the redundant  
12 column to be cancelled is applied to the address pins. In step 884, the column  
13 is cancelled, by bringing all addresses low, then bringing WE low and A1 high;  
14 this causes the backend repair programming logic of Figures 66 and 67 to assert  
15 the PRGCANC signal.

16 As shown in the schematic diagram of laser fuse banks 844 in Figure 110,  
17 the PRGCANC\* (i.e., the complement of PRGCANC signal asserted in step 884  
18 is applied to electrical fuse cancel circuit, where it is NORed with a fusebank  
19 select signal FBSEL\*

20

21 **PARTIAL DISABLEMENT (94-0151)**

22 In accordance with still another notable aspect of the present invention,  
23 each of the PABs 14 of integrated circuit memory device 10 can be

1 independently tested to verify functionality. The increased testability of these  
2 devices provides for greater ease of isolating and solving manufacturing  
3 problems. Should a subarray of the integrated circuit be found to be inoperable,  
4 it is capable of being electrically isolated from the remaining circuitry so that  
5 it cannot interfere with the normal operation of the device. Defects such as  
6 power to ground shorts in a subarray, which would have previously been  
7 catastrophic, are electrically isolated allowing the remaining functional  
8 subarrays to be utilized either as a repaired device or as a memory device of  
9 lesser capacity. Integrated circuit repair which includes isolation of inoperative  
10 elements eliminates the current draw and other performance degradations that  
11 have previously been associated with integrated circuits that repair defects  
12 through the incorporation of redundant elements alone. Further, the  
13 manufacturing costs associated with the production of a new device of greater  
14 integration are recuperated sooner by utilizing partially good devices which  
15 would otherwise be discarded. For example, a 256Mbit DRAM with eight  
16 subarray partitions could have a number of defective bits that would prevent  
17 repair of the device through conventional redundancy techniques. In  
18 observance of the teachings of this invention, die on a wafer with defective  
19 subarrays are isolated from functional subarrays, and memory devices of lower  
20 capacity are recovered for sale as such.

21 These lower capacity memory devices are useful in the production of  
22 memory modules specifically designed to make use of these devices. For  
23 example, a 4Mbit × 36 SIMM module which might otherwise be designed with

1 two 4Mbit × 18 DRAMs of the 64Mbit DRAM generation, are designed with  
2 three DRAMs where one or more of the DRAMs is manufactured in accordance  
3 with the present invention such as three each 4 megabit by 12 DRAMs. In this  
4 case each of the three DRAMs is of the 64 megabit generation, but each has only  
5 48 megabits of functional memory cells. Memory devices of the type described  
6 in this specification can also be used in multichip modules, single-in-line  
7 packages, on motherboards, etc. It should be noted that this technique is not  
8 limited to memory devices such as DRAM, static random access memory (SRAM)  
9 and read only memory (ROM, PROM, EPROM, EEPROM, FLASH, etc.). For  
10 example, a 64 pin programmable logic array could take advantage of the  
11 disclosed invention to allow partial good die to be sold as 28, 32 or 48 pin logic  
12 devices by isolating defective circuitry on the die. As another example,  
13 microprocessors typically have certain portions of the die that utilize an array  
14 of elements such as RAM or ROM as well as a number of integrated discrete  
15 functional units. Microprocessors repaired in accordance with the teachings of  
16 this invention can be sold as microprocessors with less on board RAM or ROM,  
17 or as microprocessors with fewer integrated features. A further example is of  
18 an application specific integrated circuit (ASIC) with multiple circuits that  
19 perform independent functions such as an arithmetic unit, a timer, a memory  
20 controller, etc. It is possible to isolate defective circuits and obtain functional  
21 devices that have a subset of the possible features of a fully functional device.

22 Isolation of defective circuits may be accomplished through the use of  
23 laser fuses, electrical fuses, other nonvolatile data storage elements, or the

1 programming of control signals. Electrical fuses include circuits which are  
2 normally conductive and are programmably opened, and circuits which are  
3 normally open and are programmably closed such as anti-fuses.

4 One advantage of this invention is that it provides an integrated circuit  
5 that can be tested and repaired despite the presence of what would previously  
6 have been catastrophic defects. Another advantage of this invention is that it  
7 provides an integrated circuit that does not exhibit undesirable electrical  
8 characteristics due to the presence of defective elements. An additional  
9 advantage of the invention is an increase in the yield of integrated circuit  
10 devices since more types of device defects can be repaired. Still another  
11 advantage of the invention is that it provides an integrated circuit of decreased  
12 size by eliminating the requirement to include large arrays of redundant  
13 elements to achieve acceptable manufacturing yields of saleable devices.

14 As previously discussed, memory device 10 in accordance with the  
15 presently disclosed embodiment of the invention is partitioned into multiple  
16 subarrays (PABs) 14. Each of these subarrays 14 has primary power and  
17 control signals which can be electrically isolated from other circuitry on the  
18 device. Additionally, the device has test circuitry which is used to individually  
19 enable and disable each of the memory subarrays as needed to identify defective  
20 subarrays. The device also has programmable elements which allow for the  
21 electrical isolation of defective subarrays to be permanent at least with respect  
22 to the end user of the memory. After the device is manufactured, it is tested to  
23 verify functionality. If the device is nonfunctional, individual memory

1 subarrays, or groups of subarrays may be electrically isolated from the  
2 remaining DRAM circuitry. Upon further test, it may be discovered that one or  
3 more memory subarrays are defective, and that these defects result in the  
4 overall nonfunctionality of the memory. The device is then programmed to  
5 isolate the known defective subarrays and their associated circuitry. The  
6 device's data path is also programmed in accordance with the desired device  
7 organization. Other minor array defects may be repaired through the use of  
8 redundant memory elements, as discussed above. The resulting DRAM will be  
9 one of several possible memory capacities dependent upon the granularity of the  
10 subarray divisions, and the number of defective subarrays. The configuration  
11 of the memory may be altered in accordance with the number of defective  
12 subarrays, and the ultimate intended use of the DRAM. For example, in a 256  
13 megabit DRAM with eight input/output data lines ( $32\text{Mbit} \times 8$ ) and eight  
14 subarrays, an input/output may be dropped for each defective subarray. The  
15 remaining functional subarrays are internally routed to the appropriate  
16 input/output circuits on the DRAM to provide for a DRAM with an equivalent  
17 number of data words of lessor bits per word, such as a  $32\text{ megabit} \times 5, 6$  or  $7$   
18 DRAM. Alternately, row or column addresses can be eliminated to provide  
19 DRAMs with a lessor number of data words of full data width such as a  $4, 8$  or  
20  $16\text{ megabit} \times 8$  DRAM.

21 Figure 226 is an alternative block diagram representation of memory  
22 device 10 in accordance with the presently disclosed embodiment of the  
23 invention. As noted above with reference to Figure 2, device 10 has eight

1 memory subarrays 18 which are selectively coupled to global signals VCC 350,  
2 DVC2 352, GND 354 and VCCP 356. DVC2 is a voltage source having a  
3 potential of approximately one half of VCC, and is often used to bias capacitor  
4 plates of the storage cells. VCCP is a voltage source greater than one threshold  
5 voltage above VCC, and is often used as a source for the word line drivers.  
6 Coupling is accomplished via eight isolation circuits 358, one for each subarray  
7 18. A control circuit 360, in addition to generating standard DRAM timing,  
8 interface and control functions, generates eight test signals 362, eight laser fuse  
9 repair signals 364 and eight electrical fuse repair signals 366. One each of the  
10 test and repair signals are combined in each one of eight logic gates 368 to  
11 generate a "DISABLE\*" active low isolation control signal 370 for each of the  
12 isolation circuits 70 which correspond to the subarrays 18. A three input OR  
13 gate is shown to represent the logic function 368; however, numerous other  
14 methods of logically combining digital signals are known in the art. The device  
15 10 of Figure 226 represents a memory where each subarray is tied to multiple  
16 input/output data lines of a DATA bus 372.

17 This architecture lends itself to repair through isolation of a subarray and  
18 elimination of an address line. When a defective subarray is located, half of the  
19 subarrays will be electrically isolated from the global signals 350 through 356,  
20 and one address line will be disabled in the address decoding circuitry,  
21 represented by the simplified block 374 in Figure 226 but previously described  
22 herein in detail. In this particular design the most significant row address is  
23 disabled. This provides a 32 megabit DRAM of the same data width as the fully

1 functional 64 megabit DRAM. This is a simplified embodiment of the invention  
2 which is applicable to current DRAM designs with a minimum of redesign.  
3 Devices of memory capacity other than 32 megabits could be obtained through  
4 the use of additional address decode modifications and the isolation of fewer or  
5 more memory subarrays. For example, if only a single subarray is defective out  
6 of eight possible subarrays on a 64 megabit DRAM, it is possible to design the  
7 DRAM so that it can be configured as a 56 megabit DRAM. The address range  
8 corresponding to the defective subarray is remapped if necessary so that it  
9 becomes the highest address range. In this case, all address lines would be  
10 used, but the upper 8 megabits of address space would not be recognized as a  
11 valid address for that device, or would be remapped to a functional area of the  
12 device. Masking an 8Mbit address range could be accomplished either through  
13 programming of the address decoder or through an address decode/mask  
14 function external to the DRAM.

15 An alternative embodiment of the invention is shown in Figure 227.  
16 Recall from Figure 2 that integrated circuit memory device 10 in accordance  
17 with the presently disclosed embodiment of the invention has four substantially  
18 identical quadrants 12, designated in Figure 227 as 12-1, 12-2, 12-3, and 12-4.  
19 VCC 350, and GND 354 connections are provided to the functional elements  
20 through isolation devices 358-1, 358-2, 358-3, and 358-4. Control circuit 360  
21 provides control and data signals to and from the functional elements via signal  
22 bus 380. After manufacture, device 10 is placed in a test mode. Methods of  
23 placing a device in a test mode are well known in the art and are not specifically

1 described herein. A test mode is provided to electrically isolate one, some or all  
2 of the functional elements 12-1, 12-2, 12-3, and 12-4 from global supply signals  
3 VCC 350 and GND 354 via control signals from control circuit 360 over signal  
4 bus 380. The capability of individually isolating each of the functional elements  
5 12-1, 12-2, 12-3, and 12-4 allows ease of test of the control and interface circuits  
6 1360, as well as testing of each one of the functional elements 12-1, 12-2, 12-3,  
7 and 12-4 without interference from the others.

8 Circuits that are found defective are repaired if possible through the use  
9 of redundant elements. After test and repair, any remaining defective  
10 functional elements can be programmably isolated from the global supply  
11 signals. The device can then be sold in accordance with the functions that are  
12 available. Additional signals such as other supply sources, reference signals or  
13 control signals may be isolated in addition to global supply signals VCC and  
14 GND. Control signals in particular may be isolated by simply isolating the  
15 supply signals to the control signal drivers. Further, it may be desirable to  
16 couple the local isolated nodes to a reference potential such as the substrate  
17 potential when these local nodes are isolated from the global supply, reference  
18 or control signals.

19 Figure 338 shows one embodiment of a single isolation circuit of the type  
20 that may be used to accomplish the isolation function of elements 358-1, 358-2,  
21 358-3, and 358-4 shown in figures 227. One such circuit is required for each  
22 signal to be isolated from a functional element. In Figure 228, the global signal  
23 390 is decoupled from the local signal 392 by the presence of a logic low level on

1                   the disable signal node 394 which causes a transistor 396 to become  
2                   nonconductive between nodes 390 and 392. Additionally, when the disable node  
3                   394 is at a logic low level, invertor 398 causes transistor 400 to conduct between  
4                   a reference potential 402 and the local node 392. The device size of transistor  
5                   396 will be dependent upon the amount of current it will be required to pass  
6                   when it is conducting and the local node is supplying current to a functioning  
7                   circuit element. Thus, each such device 396 may have a different device size  
8                   dependent upon the characteristics of the particular global node 390, and local  
9                   node 392. It should also be noted that the logic levels associated with the  
10                  disable signal 394 must be sufficient to allow the desired potential of the global  
11                  node to pass through the transistor 396 when the local node is not to be isolated  
12                  from the global node. In the case of an n-channel transistor, the minimum high  
13                  level of the disable signal will typically be one threshold voltage above the level  
14                  of the global signal to be passed.

15                  Figure 229 shows another embodiment of a single isolation circuit of the  
16                  type that may be used to accomplish the isolation function of elements 358-1,  
17                  358-2, 358-3, and 358-4 in Figure 227. One such circuit is required for each  
18                  signal to be isolated from a functional element. In Figure 229, a global supply  
19                  node 404 is decoupled from the local supply node 406 by the presence of a logic  
20                  high level on a disable signal node 408 which causes the transistor 410 to  
21                  become nonconductive between nodes 404 and 406. Additionally, when the  
22                  disable node 408 is at a logic high level, transistor 412 will conduct between the  
23                  device substrate potential 414 and the local node 406. By tying the isolated

1 local nodes to the substrate potential, any current paths between the local node  
2 and the substrate, such as may be caused by a manufacturing defect, will not  
3 draw current. In the case of a p-channel isolation transistor 410, care must be  
4 taken when the global node to be passed is a logic low. In this case the disable  
5 signal logic levels should be chosen such that the low level of the disable signal  
6 is a threshold voltage level below the level of the global signal to be passed.

7 Typically a combination of isolation circuits such as those shown in  
8 Figures 228 and 229 will be used. For example, a p-channel isolation device  
9 may be desirable for passing VCC, while an n-channel isolation device may be  
10 preferable for passing GND. In these cases, the disable signal may have  
11 ordinary logic swings of VCC to GND. If the global signal is allowed to vary  
12 between VCC and GND during operation of the part, then the use of both n  
13 channel and p channel isolation devices in parallel is desirable with opposite  
14 polarities of the disable signal driving the device gates.

15 Figure 230 shows an example of a memory module designed in accordance  
16 with the teachings of the present invention. In this case the memory module is  
17 a 4 megaword by 36 bit single in line memory module (SIMM) 416. The SIMM  
18 is made up of six DRAMs 418 of the sixteen megabit DRAM generation  
19 organized as 4Meg x 4's, and one DRAM 10 of the sixty-four megabit generation  
20 organized as 4Meg x 12. The 4Meg x 12 DRAM 10 contains one or two defective  
21 4Meg x 2 arrays of memory elements that are electrically isolated from the  
22 remaining circuitry on the device. In the event that the DRAM 10 has only a  
23 single defective 4Meg x 2 array, but a device organization of 4Meg x 12 is

1                   desired for use in a particular memory module, it may be desirable to terminate  
2                   unused data input/output lines on the memory module in addition to isolating  
3                   the defective array. Additionally, it may be determined that it is preferable to  
4                   isolate a second 4Meg x 2 array on the memory device even though it is fully  
5                   functional in order to provide a lower power 4Meg x 12 device. Twenty-four of  
6                   the data input/output pins on connector 640 are connected to the sixteen  
7                   megabit DRAMs 10. The remaining twelve data lines are connected to DRAM  
8                   630. This SIMM module has numerous advantages over a SIMM module of  
9                   conventional design using nine 4Mx4 DRAMs. Advantages include reduced  
10                  power consumption, increased reliability and manufacturing yield due to fewer  
11                  components, and increased revenue through the use and sale of what may have  
12                  otherwise been a nonfunctional sixty-four megabit DRAM. The 4Meg x 36  
13                  SIMM module described is merely a representation of the numerous possible  
14                  organizations and types of memory modules that can be designed in accordance  
15                  with the present invention by persons skilled in the art.

16                  Figure 231 shows an initialization circuit which when used as part of the  
17                  present invention allows for automatically isolating defective circuit elements  
18                  that draw excessive current when an integrated circuit is powered up. By  
19                  automatically isolating circuit elements that draw excessive current, the device  
20                  can be repaired before it is damaged. A power detection circuit 420 is used to  
21                  generate a power-on signal 422 when global supply signal 424 reaches a desired  
22                  potential. Comparator 426 is used to compare the potential of global supply 424  
23                  with local supply 428. Local supply 428 will be of approximately the same

1 potential as global supply 424 when the isolation device 430 couples global node  
2 424 to local node 428 as long as the circuit element 432 is not drawing excessive  
3 current. If circuit element 432 does draw excessive current, the resistivity of the  
4 isolation device 430 will cause a potential drop in the local supply 428, and the  
5 comparator 426 will output a high level on signal 434. Power-on signal 422 is  
6 gated with signal 434 in logic gate 436 so that the comparison is only enabled  
7 after power has been on long enough for the local supply potential to reach a  
8 valid level. If signals 438 and 440 are both inactive high, then signal 442 from  
9 logic gate 790 will pass through gates 444 and 446 and cause isolation signal  
10 448 to be low, which will cause the isolation device 430 to decouple the global  
11 supply from the local supply. Isolation signal 440 (ISO\*) can be used to force  
12 signal 448 low regardless of the output of the comparator as long as signal 438  
13 is high. Signal 440 may be generated from a test mode, or from a programmable  
14 source to isolate circuit element 432 for repair or test purposes. Test signal 81  
15 may be used to force the isolation device 430 to couple the global supply to the  
16 local supply regardless of the active high disable signal 450. Signal 438 is  
17 useful in testing the device to determine the cause of excessive current draw.  
18 In an alternate embodiment, multiple isolation elements may be used for  
19 isolation device 430. On power up of the chip, a more resistive isolation device  
20 is enabled to pass a supply voltage 424 to the circuit 432. If the voltage drop  
21 across the resistive device is within a predetermined allowable range, then a  
22 second lower resistance isolation device is additionally enabled to pass the  
23 supply voltage 424 to circuit 432. This method provides a more sensitive

1 measurement of the current draw of circuit 432. If the voltage drop across the  
2 resistive element is above an acceptable level, then the low resistance device is  
3 not enabled, and the resistive device can optionally be disabled. If the resistive  
4 device does not pass enough current to a defective circuit 432, it is not necessary  
5 to disable it, or even to design it such that it can be disabled. In this case a  
6 simple resistor is adequate.

7

8 **MULTIPLE-ROW CAS-BEFORE RAS REFRESH**

9 Those of ordinary skill in the art will appreciate that the one capacitor -  
10 one transistor configuration of dynamic memory cells makes it necessary to  
11 periodically refresh the cells in order to prevent loss of data. A row of memory  
12 cells is automatically refreshed whenever it is accessed. In addition, rows of  
13 cells are refreshed during so-called refresh cycles, which must occur frequently  
14 enough to ensure that each column in the array is refreshed often enough to  
15 maintain data integrity.

16 Those of ordinary skill in the art will recognize that most conventional  
17 DRAMs support several methods of accomplishing refresh, including so-called  
18 "RAS-only" refresh, "CAS-before-RAS" refresh, and "hidden" refresh.

19 For memory device 10 in accordance with the presently disclosed  
20 embodiment of the invention, a default 8K refresh option is specified, meaning  
21 that 8000 cycles are required to refresh each memory cell.. Since the overhead  
22 associated with refreshing a DRAM in a given system can be burdensome,  
23 however, particularly in view of the fact that the refresh process can prevent the

1 memory from being accessed for productive purposes, it is in some cases  
2 desirable to minimize the refresh rate.

3 To this end, memory device 10 in accordance with the presently disclosed  
4 embodiment of the invention has offers a "4K" refresh option, selectable in pre-  
5 packaging processing by blowing a laser fuse or selectable post-packaging by  
6 blowing an electrical fuse, for enabling memory device 10 to access two rows per  
7 16Mbit quadrant 12 instead of just one during each memory cycle, during CAS-  
8 before-RAS refresh cycles.

9

## 10 CHARGE PUMP CIRCUITRY

11 Figure 237 is a functional block diagram showing memory device 10 from  
12 Figure 2 and an associated charge pump circuit 1010 in accordance with the  
13 presently disclosed embodiment of the invention. Charge pump circuit 1010 is  
14 preferably implemented on the same substrate as the remaining components of  
15 memory device 10. Voltage generator 1010 receives a supply voltage  $V_{\infty}$  on a  $V_{\infty}$   
16 bus 1030 and a ground reference signal GND on a ground bus 1032. A DC  
17 voltage therebetween provides operating current to voltage generator 1010,  
18 thereby powering memory device 10.  $V_{\infty}$  bus 1030 is shown in greater detail in  
19 the bus architecture diagram of Figure 203.

20 Power supplied to the operational components of memory device 10 is  
21 converted by voltage generator 1010 to an intermediate voltage  $V_{BB}$ . The voltage  
22 signal  $V_{BB}$  has a magnitude outside the range from GND to  $V_{CC}$ . For example,  
23 when the voltage of signal  $V_{CC}$  is 3.3 volts referenced to GND, the voltage of

1 signal  $V_{BB}$  in one embodiment is about -1.5 volts and in another embodiment is  
2 about -5.0 volts. Voltages of opposite polarity are used as substrate bias  
3 voltages for biasing the substrate in one embodiment wherein integrated circuit  
4 8 is fabricated with a MOS or CMOS process. Further, when the voltage of  
5 signal  $V_{CC}$  is 3.3 volts referenced to GND, the voltage of signal  $V_{BB}$  in still  
6 another embodiment is about 4.8 volts. Voltages in excess of  $V_{CC}$  are called  
7 boosted (and are sometimes referred to by the nomenclature  $V_{CCP}$  -- see, for  
8 example, Figure 203) and are used, for example, in memories for improved  
9 access speed and more reliable data storage.

10 Figure 238 is a functional block diagram of voltage generator 1010 shown  
11 in Figure 237. Voltage generator 1010 receives power and reference signals  $V_{CC}$   
12 and GND on lines 1030 and 1032, respectively, for operating oscillator 1012,  
13 pump driver 1016, and multi-phase charge pump 1026. Oscillator 1012  
14 generates a timing signal OSC on line 1014 coupled to pump driver 1016.  
15 Control circuits, not shown, selectively enable oscillator 1012 in response to an  
16 error measured between the voltage of signal  $V_{BB}$  and a target value. Thus,  
17 when the voltage of signal  $V_{BB}$  is not within an appropriate margin of the target  
18 value, oscillator 1012 is enabled for reducing the error. Oscillator 1012 is then  
19 disabled until the voltage of signal  $V_{BB}$  again is not within the margin.

20 Pump driver 1016, in response to signal OSC on line 1014, generates  
21 timing signals A, B, C, and D, on lines 1018-1024, respectively. Pump driver 16  
22 serves as clocking means coupled in series between oscillator 1012 and multi-  
23 phase charge pump 1026. Timing signals A, B, C, and D are non-overlapping.

1 Together they organize the operation of multi-phase charge pump 1026  
2 according to four clock phases. Separation of the phases is better understood  
3 from a timing diagram.

4 Figure 239 is a timing diagram of signals shown on Figures 238 and 240.  
5 Timing signals A, B, C, and D, also called clock signals, are non-overlapping  
6 logic signals generated from intermediate signals P and G. Signal OSC is an  
7 oscillating logic waveform. Signal P is the delayed waveform of signal OSC.  
8 Signal G is the logic inverse of the exclusive OR of signals OSC and P. The  
9 extent of the delay between signals OSC and P determines the guard time  
10 between consecutively occurring timing signals A, B, C, and D. The extent of  
11 delay is exaggerated for clarity. In one embodiment, signal OSC oscillates at  
12 about 40 MHz and the guard time is about 3 nanoseconds. Signal transitions  
13 at particular times will be discussed with reference to a schematic diagram of  
14 an implementation of the pump driver.

15 Figure 240 is a schematic diagram of pump driver 1016 shown on Figure  
16 238. Pump driver 1016 includes means for generating gate signal G on line  
17 1096; a first flip flop formed from gates 1056, 1058, 1064, and 1066; a second  
18 flip flop 1088; and combinational logic.

19 Signal G on line 1096 operates to define non-overlapping timing signals.  
20 Means for generating signal G include gate 1050, delay elements 1052 and  
21 1054, and gates 1060, 1062, 1068 and 1070. Delay elements 1052 and 1054  
22 generate signals skewed equally in time. Referring to Figure 239, signal OSC  
23 rises at time T10. At time T12, signal P on line 1094 rises after the delay

1 accomplished by element 1052. Inverted oscillator signal OSC\* on line 1092 is  
2 similarly delayed through element 1054. The remaining gates form signal G  
3 from the logic inverse of the exclusive OR of signal OSC and signal P according  
4 to principles well known in the art. Signal G on line 1096 rises and remains  
5 high from time T12 to time T14 so that one of the four flip flop outputs drives  
6 one of the timing signal line 1018-1024. First and second flip flops operate to  
7 divide signal OSC by four to form symmetric binary oscillating waveforms on  
8 flip flop outputs from gates 1064 and 1066 and from flip flop 1088. The logic  
9 combination of appropriate flip flop outputs and signal G produces, through  
10 gates 1072-7108, the non-overlapping timing signals A, B, C, and D as shown  
11 in Figure 239. Gates 1080-1086 provide buffering to improve drive  
12 characteristics, and invert and provide signals generated by gates 1072-1078 to  
13 charge pump circuits to be discussed below. Buffering overcomes intrinsic  
14 capacitance associated with layout of the coupling circuitry between pump  
15 driver 16 and multi-phase charge pump 1026, shown in Figure 238.

16       Figure 241 is a functional block diagram of multi-phase charge pump  
17       1026 shown in Figure 238. Multi-phase charge pump 1026 includes four  
18       identical charge pump circuits identified as charge pumps CP1-CP4 and inter-  
19       connected in a ring by signals J1-J4. The output of each charge pump is  
20       connected in parallel to line 28 so that signal  $V_{BB}$  is formed by the cooperation  
21       of charge pumps CP1-CP4. Timing signals A, B, C, and D are coupled to inputs  
22       E and F of each charge pump in a manner wherein no charge pump receives the  
23       same combination of timing signals. Consequently, operations performed by

1 charge pump CP1 in response to timing signals A and B at a first time shown  
2 in Figure 239 from time T8 to time T14 will correspond to operations performed  
3 by charge pump CP2 at a second time from time T12 to time T18.

4 Each charge pump has a mode of operation during which primarily one  
5 of three functions is performed: reset, share, and drive. Table 1 illustrates the  
6 mode of operation for each charge pump during the times shown in Figure 239.  
7

Period	Times	Mode of Operation			
		CP1	CP2	CP3	CP4
1	T14-T18	reset	drive	share	reset
2	T18-T22	reset	reset	drive	share
3	T22-T26	share	reset	reset	drive
4	T26-T30	drive	share	reset	reset

14 During the reset mode, storage elements in the charge pump are set to  
15 conditions in preparation for the share mode. In the share mode, charge is  
16 shared among storage elements to develop voltages needed during the drive  
17 mode. During the drive mode, a charge storage element that has been pumped  
18 to a voltage designed to establish the voltage of signal  $V_{BB}$  within an  
19 appropriate margin is coupled to line 28 to power operational circuit 11.

20 Power is supplied via line 1028 by multi-phase charge pump 1026 as each  
21 charge pump operates in drive mode. Each charge pump is isolated from line  
22 1028 when in reset and share modes. As will be discussed in greater detail with  
23 reference to Figure 243, each charge pump generates a signal for enabling

1 another pump of multi-phase charge pump 1026 to supply power. Such a signal,  
2 as illustrated in Figure 241 includes two signals, J and L, generated by each  
3 pump. In alternate embodiments, enablement is accomplished by one or more  
4 signals individually or in combination.

5 Enabling a charge pump in one embodiment includes enabling the  
6 selective coupling of a next pump to line 1028. In other alternate embodiments,  
7 enabling includes providing a signal for selectively controlling the mode of  
8 operation or selectively controlling the function completed during a mode of  
9 operation, or both. Such control is accomplished by generating and providing  
10 a signal whose function is not primarily to provide operating power to another  
11 pump.

12 Charge pumps CP1-CP4 are arranged in a sequence having "next" and  
13 "prior" relations among charge pumps. Because charge pump CP2 receives a  
14 signal J1 generated by charge pump CP1, charge pump CP1 is the immediately  
15 prior pump of CP2 and, equivalently, CP2 is the immediately next pump of CP1.  
16 In a like manner, with respect to signal J2, charge pump CP3 is the immediately  
17 next pump of CP2. With respect to signals J3 and J4, and by virtue of the fact  
18 that signal J1-J4 form a ring, charge pump CP4 is the immediately prior pump  
19 of CP1 and charge pump CP3 is a prior pump of the immediate prior pump of  
20 CP1. Signals L1-L4 are coupled to pumps beyond the immediate next pump.  
21 Consequently, charge pump CP3 receives signal L1 from a prior pump (CP1) of  
22 the prior pump CP2; and provides signal L3 to a next pump (CP1) of the next

1           pump CP4. Charge pumps CP1-CP4 are numbered according to their respective  
2           sequential positions 1-4 in the ring.

3           In alternate embodiments, one or more additional charge pumps are  
4           coupled between a given charge pump and a next charge pump without  
5           departing from the concept of "next pump" taught herein. A next pump need not  
6           be an immediate next pump. A prior pump, likewise, need not be an  
7           immediately prior pump.

8           The operation of each charge pump, e.g. CP1, is coordinated by timing  
9           signals received at inputs E and F, timing signals received at inputs M and K.  
10          Due to the fact that pump circuits are identical and that timing signals A-D are  
11          coupled to define four time periods, each period including two clock phases,  
12          signals J1-J4 all have the same characteristic waveform, occurring at a time  
13          according to the sequential position 1-4 of the pump from which each signal is  
14          generated. Signals L1-L4, in like manner, all have a second characteristic  
15          waveform, occurring according to the generating charge pump's sequential  
16          position.

17          In an alternate and equivalent embodiment, the sequence of charge  
18          pumps illustrated as CP1-CP4 in Figure 241 does not form a ring. The first  
19          pump in the sequence does not receive a signal generated by the last charge  
20          pump in the sequence. The sequence in other equivalent embodiments includes  
21          fewer or more than four charge pumps. Those skilled in the art can apply the  
22          principles of the present invention to various organizations and quantities of  
23          cooperating charge pumps without departing from the scope of the present

1 invention. In an alternate embodiment, for example, an alternate pump driver  
2 provides a three phase timing scheme with three clock signals similar to signals  
3 A-C. An alternate multi-phase charge pump in such an embodiment includes  
4 six charge pumps in three pairs arranged in a linear sequence coupled in  
5 parallel to supply signal  $V_{BB}$ .

6 In yet another alternate embodiment, the timing and intermittent  
7 operation functions of oscillator 1012 are implemented by a multi-stage timing  
8 circuit formed in a series of stages, each charge pump including one stage. In  
9 such an embodiment, the multi-stage timing circuit performs the functions of  
10 pump driver 1016. The multi-stage timing circuit is implemented in one  
11 embodiment with delay elements arranged with positive feedback. In another  
12 embodiment, each stage includes retriggerable monostable multivibrator. In  
13 still another embodiment, delay elements sense an error measured between the  
14 voltage of signal  $V_{BB}$  and a target value. In yet another embodiment, less than  
15 all charge pumps include a stage of the multi-stage timing circuit.

16 Figure 242 is a schematic diagram of charge pump 1100 shown in Figure  
17 241. Charge pump 1100 includes timing circuit 1104; means for establishing  
18 start-up conditions (Q4 and Q8); primary storage means (C4); control means  
19 responsive to timing signal K for generating a second timing signal J (Q2 and  
20 Q3); transfer means responsive to signals M and N for selectively transferring  
21 charge from the primary storage means to the operational circuit (C1, C3, Q2,  
22 Q3, and Q10); and reset means, responsive to timing signal L, for establishing

1 charges on each capacitor in preparation for a subsequent mode of operation  
2 (C2, Q1, Q6, Q7, Q9, and Q5).

3 Values of components shown in Figure 242 illustrate one embodiment of  
4 the charge pump circuitry in accordance with the presently disclosed  
5 embodiment of the invention, i.e., one associated with memory device 10. In the  
6 embodiment of Figure 242,  $V_{CC}$  is about 3.0 volts,  $V_{BB}$  is about -1.2 volts, the  
7 signal OSC has a frequency of 40 MHz, and each pump circuit (e.g., CP1)  
8 supplies about 5 millamps in drive mode. In similar embodiments the  
9 frequency of signal OSC is in a range 1 to 50 MHz and each pump circuit  
10 supplies current in the range 1 to 10 millamps.

11 Simulation analysis of charge pump 1100 using the component values  
12 illustrated in Figure 242 shows that for  $V_{CC}$  as low as 1.7 volts and  $V_T$  of about  
13 1 volt, an output current of about 1 milliamp is generated. Not only do prior art  
14 pumps cease operating at such low values of  $V_{CC}$ , but output current is about  
15 five times lower. A prior art pump operating at a minimum  $V_{CC}$  of 2 volts  
16 generates only 100-200 microamps.

17 P-channel transistors Q2, Q3, Q6, Q7, and Q10 are formed in a well  
18 biased by signal N. The bias decreases the voltage apparent cross junctions of  
19 each transistor, allowing smaller dimensions for these transistors.

20 A modified charge pump having an output voltage  $V_{BB}$  greater than  $V_{CC}$   
21 includes N-channel transistor for all P-channel transistors shown in Figure 242.  
22 Proper drive signal N, L, and H are obtained by introducing logic invertors on  
23 each line 140, 150, and 156. In such an embodiment, signal N is not used for

1 biasing wells of the pump circuit since no transistor of this embodiment need be  
2 formed in a well.

3 Charge pump 1100 corresponds to charge pump CP1 and is identical to  
4 charge pumps CP2-CP4. Signals in Figure 242 outside the dotted line  
5 correspond to the connections for CP1 shown on Figure 241. The numeric suffix  
6 on each signal name indicates the sequential position of the pump circuit that  
7 generated the signal. For example, signal K received as signal J4 on line 130  
8 is generated as signal J by charge pump CP4.

9 When power signal  $V_{CC}$  and reference signal GND are first applied,  
10 transistors Q4 and Q8 bleed residual charge off capacitors C2 and C4  
11 respectively. Since the functions of transistors Q4 and Q8 are in part  
12 redundant, either can be eliminated, though start up time will increase. The  
13 first several oscillations of signal OSC eventually generate pulses on signals A,  
14 B, C, and D. Signals C and D, coupled to the equivalent of timing circuit 1104  
15 in charge pump CP3, form signal L3 input to CP1 as signal M. Signals D and  
16 A, coupled to the equivalent of timing circuit 1104 in charge pump CP4,  
17 contribute to the formation of signal J4. In approximately two occurrences of  
18 each signal A-D, all four charge pumps are operating at steady state signal  
19 levels. Steady state operation of charge pump 1100 in response to input timing  
20 and control signals J4 (K) and L3 (M), and clock signals A (E) and B (F) is best  
21 understood from a timing diagram.

22 Figure 243 is a timing diagram of signals shown in Figure 242. The times  
23 identified on Figure 243 correspond to similarly identified times on Figure 238.

1 In addition, events at time T32 corresponds to events at time T16 due to the  
2 cyclic operation of multi-phase charge pump 1026 of which charge pump 1100  
3 is a part.

4 During the period from time T14 to time T22, pump 1100 performs  
5 functions of reset mode. At time T14, signal X falls turning on reset transistor  
6 Q1, Q6, Q7, and Q9. Transistor Q1 draws the voltage on line 134 to ground as  
7 indicated by signal W. Transistor Q6 when on draws the voltage of signal J to  
8 ground. Transistor Q9 when on draws the voltage of signal J to ground.  
9 Transistor Q7 couples capacitors C3 and C4 so that signal Z is drawn more  
10 quickly to ground. In an alternate embodiment, one of the transistors Q6, Q7,  
11 and Q9 is eliminated to trade-off efficiency for reduced circuit complexity. In an  
12 alternate embodiment, additional circuitry couples a part of the residual charge  
13 of capacitors C1 and C3 to line 1142 as a design trade-off of circuit simplicity for  
14 improved efficiency. Such additional circuitry known to those skilled in the art.

15 At time T16 pump 1100 receives signal M on line 1132. Consequently,  
16 capacitor C1, charges as indicated by signal W.

17 During the period from time T22 to time T26 charge pump 100 performs  
18 functions of share mode. At time T22, signal M falls and capacitor C1  
19 discharges slightly until at time T24 signal L rises. As a consequence of the  
20 rising edge of signal L, signal X rises, turning off transistor Q1 by time T24.  
21 The extent of the discharge can be reduced by minimizing the dimensions of  
22 transistor Q1. By stepping the voltage of signal M at time T22, a first stepped  
23 signal W having a voltage below ground has been established.

1 At time T24, signal K falls, turning transistor Q3 on so that charges  
2 stored on capacitors C1 and C3 are shared, i.e., transferred in part  
3 therebetween. The extent of charge sharing is indicated by the voltage of signal  
4 J. The voltage of signal J at time T28 is adjusted by choosing the ratio of values  
5 for capacitors C1 and C3. Charge sharing also occurs through transistor Q2  
6 which acts as a diode to conduct current from C3 to C1 when the voltage of  
7 signal J is more positive than the voltage of signal W. Transistor Q2 is  
8 eliminated in an alternate embodiment to trade-off efficiency for reduced  
9 complexity.

10 Also at time T24, signal H falls. By stepping the voltage of signal H, a  
11 second stepped signal Z having a voltage below ground has been established.  
12 Until time T28, transistor Q10 is off, isolating charge pump 1100 and signal Z  
13 from line 1142. While signal Z is low, transistor Q5 is turned on to draw signal  
14 X to ground. Signals L and H cooperate to force signal X to ground quickly.

15 At time T26, signal K rises, turning off transistor Q3. The period of time  
16 between non-overlapping clock signals E and F provides a delay between the  
17 rising edge of signal K at time T26 and the falling edge of signal N at time T28.  
18 By turning transistor Q3 off at time T26, capacitors C1 and C3 are usually  
19 isolated from each other by time T28 so that the effectiveness of signal N on  
20 signal J is not compromised.

21 During the period from time T28 to time T32, charge pump 1100 performs  
22 functions of drive mode. At time T28 signal N falls. By stepping the voltage of  
23 signal N, a third stepped signal J is established at a voltage below the voltage

1 of signal Z. Consequently, transistor Q10 turns on and remains on until time T30.  
2 Stepped signal J, coupled to the gate of pass transistor Q10, enables efficient  
3 conduction of charge from capacitor C4 to line 1142 thereby supplying power  
4 from a first time T28 to a second time T30 as indicated by the voltage of signal  
5 Z. The voltage of the resulting signal  $V_{BB}$  remains constant due to the large  
6 capacitive load of the substrate of integrated circuit 8. Q10 operates as pass  
7 means for selectively conducting charge between C4 and the operational circuit  
8 coupled to line 1142, in this case the substrate. In alternate and equivalent  
9 embodiments, pass means includes a bipolar transistor in addition to, or in place  
10 of, field effect transistor Q10. In yet another alternate embodiment, pass means  
11 includes a switching circuit.

12 The waveform of signal J, when used as signal K in a next pump of the  
13 sequence, enables some of the functions of share mode in the next pump. As  
14 used in charge pump 100, signal J is a timing signal for selectively transferring  
15 charge from charge pump 1100 to between capacitors C1 and C3. By generating  
16 signal J in a manner allowing it to perform several functions, additional signals  
17 and generating circuitry therefor are avoided.

18 At time T30, signal F falls. Consequently, signal L falls, signal H rises,  
19 and signal N rises. Responsive to signal H, capacitor C4 recharges as indicated  
20 by the voltage of signal Z. Responsive to signals N and L, capacitors C1 and C3  
21 begin resetting as indicated by the voltage of signal J at time T30 and  
22 equivalently, time T14.

1 During share and drive modes, charge pump 1100 generates signal L for  
2 use as signal M in a next pump of the next pump of charge pump 1100. The  
3 waveform of signal L when high disables reset functions in share and drive  
4 modes of charge pump 100 and when used as signal M in another pump, enables  
5 functions of reset mode therein. By generating signal L in a manner allowing  
6 it to perform several functions, additional signals and generating circuitry  
7 therefor are avoided.

8 Timing circuit 1104 includes buffers 1110, 1112, and 1120; gate 1116; and  
9 delay elements 1114 and 1118. Buffers provide logical inversion and increased  
10 drive capability. Delay element 1114 and gate 1116 cooperate as means for  
11 generating timing signal L having a waveform shown on Figure 243. Delay  
12 element 1118 ensures that signal N falls before signal L falls to preserve the  
13 effectiveness of signal J at time T30.

14 Figure 244 is a schematic diagram of a timing circuit alternate to timing  
15 circuit 104 shown in Figure 242. Gates 1210 and 1218 form a flip flop to  
16 eliminate difficulties in manufacturing and testing delay element 1114 shown  
17 in Figure 242. Corresponding lines are similarly numbered on Figures 6 and 8.  
18 Likewise, delay element 1216 functionally corresponds to delay element 1118;  
19 buffers 1220 and 1222 functionally correspond to buffers 1120 and 1110,  
20 respectively; and gate 1214 functionally corresponds to gate 1116.

21 In an alternate embodiment, the functions of timing circuits 1104 and  
22 1204 are accomplished with additional and different circuitry in a modification  
23 to pump driver 1016 according to logic design choices familiar to those having

1 ordinary skill in the art. In such an embodiment, the modified pump driver  
2 generates signals N1, L1, and H1 for CP1; N2, L2, and H2 for CP2; and so on  
3 for pumps CP3-4.

4 Figure 245 is a functional block diagram of a second voltage generator  
5 1010' for producing a positive  $V_{CCP}$  voltage having over-voltage protection  
6 circuitry. Because this  $V_{CCP}$  voltage generator 1010' is structurally similar to  
7 voltage generator 1010 of Figures 238-244, the  $V_{CCP}$  voltage generator has been  
8 labelled 1010' and elements similar to those discussed relative to voltage  
9 generator 1010 have been identified with similar, but primed numerals.

10 Voltage generator 1010' receives power signal  $V_{CC}$  and reference signal  
11 GND on lines 1030' and 1032' respectively and includes an oscillator 1012', a  
12 pump driver 1016' and a multi-phase charge pump 1026'. Oscillator 1012'  
13 generates a timing signal OSC' coupled to pump driver 1016' through line 1014'.  
14 Pump driver 1016' produces clock signals A', B', C', and D', which are coupled  
15 to the multi-phase charge pump 1026' through lines 1018', 1020', 1022' and  
16 1024' respectively. Multi-phase charge pump 1026' in turn produces an output  
17 boosted voltage  $V_{CCP}$  on output line 28'.

18 In addition, voltage generator 1010' further includes a burn-in detector  
19 1038', which responds to signal  $V_{CCP}$  on line 1034', and a pump regulator 1500,  
20 which monitors the value of  $V_{CCP}$  and produces a signal VCCPREG to turn the  
21 oscillator 12' on or off. Burn-in detector 1038' produces a BURNIN\_P signal on  
22 line 1036' coupled to the multi-phase charge pump 1026'.

1           Figure 246 is a schematic diagram of an exemplary configuration of a  
2 charge pump 1300 suitable for use in the multi-phase charge pump 1026' shown  
3 in Figure 245 for producing a positive boosted voltage  $V_{CCP}$ . Charge pump 1300  
4 is similar to charge pump 1100 illustrated in Figure 242 with a timing circuit  
5 1304 similar to the timing circuit 1204 illustrated in Figure 244. Similar  
6 elements are labelled with the same last two digits. Significant differences are  
7 that transistor terminals that were connected to ground in the schematic of  
8 Figure 242 are now coupled to  $V_{CC}$ ; that the phases of the pump are inverted  
9 (see inverter 1323), and that high-voltage nodes, 1320, 1322, 1324, and 1326,  
10 are clamped during burn-in testing by protective circuits PC1, PC2, PC3, and  
11 PC4 respectively.

12           Timing circuit 1304 includes gates 1310 and 1318 forming a flip-flop that  
13 acts as a delay element. The flip-flop and gate 1316 cooperate as means for  
14 generating timing signal L'. Buffers 1312, 1320, and 1322 provide logical  
15 inversion and increased drive capability. Delay element 1316 ensures that  
16 signal N' falls before signal L' falls to preserve the effectiveness of signal J' at  
17 the end of the drive mode of the charge pump 1300.

18           Charge pump 1300 also includes a transfer circuit responsive to signals  
19 M' and N' for selectively transferring charge from the primary storage capacitor  
20 to the operational circuit (C1, C3, Q2, Q3, and Q10), a reset circuit, responsive  
21 to timing signal L', for establishing charges on each capacitor in preparation for  
22 a subsequent mode of operation (C2, Q1, Q6, Q7, and Q9 a capacitor Q5 for  
23 resetting the rest pump C2), a start-up condition circuit (including Q4 and Q8);

1           a primary storage capacitor (C4); and a control circuit responsive to timing  
2           signal K' for generating a second timing signal J' (Q2 and Q3).

3           The transfer circuit includes a first capacitor C1 coupled across the input  
4           for signal L3' and the output for signal W' (node 1320); a third capacitor C3  
5           coupled across the logical inverse of the signal N' from the timing circuit 1304  
6           and the output of signal J' (node 1324); a second transistor Q2 (a node-connected  
7           MOSFET) having a drain terminal coupled to node 324 and a source terminal  
8           coupled to node 1320; a third transistor Q3 having a gate terminal coupled to  
9           input signal J4' (or K'), a drain terminal coupled to node 1324, and a source  
10          terminal coupled to node 1320; and a tenth transistor Q10 having a gate  
11          terminal coupled to node 324, a drain terminal coupled to a V<sub>CCP</sub> output, and a  
12          source terminal coupled to a node 1326.

13          The reset circuit includes a second capacitor C2 coupled across the L'  
14          signal line from the timing circuit 1304 and the node 1326; a first transistor Q1  
15          having a drain terminal coupled to V<sub>CC</sub>, a gate terminal coupled to a node 1322  
16          (signal X'), and a source terminal coupled to node 320; a sixth transistor Q6  
17          having a drain terminal coupled to V<sub>cc</sub>, a gate terminal coupled to node 1322,  
18          and a source terminal coupled to node 1324; a seventh transistor Q7 having a  
19          gate terminal coupled to node 1322, a source terminal coupled to node 1326  
20          (signal Z'), and a drain terminal coupled to node 1324 (signal J'); and a ninth  
21          transistor Q9 having a gate terminal coupled to node 1322, a drain terminal  
22          coupled to V<sub>CC</sub>, and a source terminal coupled to node 1326. Fifth transistor Q5  
23          has a source terminal coupled to node 1322, a gate terminal coupled to node

1           1326, and a drain terminal coupled to  $V_{\infty}$ . Q5 resets C2 when the charge pump  
2           1300 is in drive mode.

3           The start-up condition circuit includes a fourth transistor Q4 (a diode-  
4           connected MOSFET) having a gate and a drain terminal coupled to  $V_{CC}$  and a  
5           source terminal coupled to node 1326; and an eighth transistor Q8 (a diode-  
6           connected MOSFET) having a gate and a drain terminal coupled to  $V_{CC}$  and a  
7           source terminal coupled to node 1326. Primary storage capacitor C4 is coupled  
8           across the output of signal H' from timing circuit 1304 and the node 1326 (signal  
9           Z'). Control circuit includes transistors Q2 and Q3.

10          In a preferred embodiment of charge pump 1300,  $V_{CC}$  is about 3.3 volts  
11          and  $V_{CCP}$  is about 4.8 volts. During burn-in testing,  $V_{CC}$  reaches 5.0 volts and  
12           $V_{CCP}$  approaches 6.5 volts. The transistors are all MOSFET with a  $V_T$  of about  
13          0.6 volts.

14          Protection circuit PC1 includes a switching element 1360 and a voltage  
15          clamp 1370. Switching element 1360 is a MOSFET switching transistor having  
16          a drain terminal 1364 (clamp terminal 1362) connected to the voltage clamp  
17          1370, a source terminal 1364 (clamping voltage terminal) coupled to a reference  
18          voltage ( $V_{CC}$ ) source 30', and a gate terminal 1366 (control terminal) connected  
19          to the BURNIN\_P line 1036'.

20          Voltage clamp 1370 includes a chain of three diode-connected  
21          enhancement MOSFET transistors 1372, 1374, and 1376 coupled in series. The  
22          drain terminal 1371 of the first transistor 1372 (the node terminal) is coupled  
23          to the high-voltage node 1320, while the source terminal 1377 of the last

1 transistor 1376 (the switch terminal) is coupled to the drain terminal 1364 of  
2 the switching transistor 1360.

3 During normal operation, the BURNIN\_P signal is LOW and the  
4 switching transistor 1360 is off, removing the protection circuit PC1 from the  
5 system so as not to affect the efficiency of the charge pump 1300. During burn-  
6 in testing conditions, the BURNIN\_P signal steps up to a value higher than  
7 logical one ( $V_{CCP}$ ) causing switching transistor 1360 to go into pinch-off mode,  
8 and allowing current ( $I_{ds}$ ) to flow from the drain terminal 1362 to the source  
9 terminal 1364. Once  $I_{ds} > 0$  the voltage clamp 1370 becomes part of the system  
10 and clamps down the voltage of the high-voltage node to  $V_{CC} + V_{tswitch} + V_{t1} + \dots$   
11 +  $V_{tn}$  (where n is the number of diode-connected transistors and  $V_{tx}$  is the  
12 voltage drop across each transistor) thus avoiding over-voltage damage.

13 Protective circuits PC2, PC3, and PC4 are similar to protective circuit  
14 PC1 and include a switching transistor and a voltage clamp. The number and  
15 the value of diode-connected transistors in each voltage clamp varies according  
16 to the expected over-voltage values of the high-voltage node and the desired  
17 clamping voltage. Protection circuits allow accurate burn-in testing of a charge  
18 pump or of any other IC device having high-voltage nodes, while preventing  
19 damage caused by over-voltages. The protection circuit can be manufactured as  
20 part of the IC device, thereby avoiding the need to add additional components  
21 or assembly steps. Protection circuits in accordance with the present invention  
22 can be coupled to a variety of charge pump designs or to other IC devices having

1 high-voltage nodes at risk of over-voltage damage. Finally, protection circuits  
2 do not affect the efficiency of the IC device during normal operation.

3 Figure 247 is a schematic of a preferred embodiment of the burn-in  
4 detector 1038' of Figure 245. The burn-in detector 1038' reacts to burn-in  
5 conditions to produce the BURNIN\_P control signal for enabling the protective  
6 circuits.

7 The burn-in detector 1038' includes a p-channel device 400 having a drain  
8 terminal set at  $V_{CC}$ , a gate terminal set to ground, and a source terminal coupled  
9 in series to a chain of n-channel diodes 1404 coupled in series. The gate  
10 terminal of the first diode in the chain 1404 is coupled to the gate terminal of  
11 a p-channel gate 1402 having a drain terminal coupled to  $V_{CC}$  and a source  
12 terminal coupled to an n-channel transistor 1406 and to logic circuit 1408. At  
13 low  $V_{CC}$  values ( $V_{CC} = 3.3$  volts at normal operation), the diodes 1404 are turned  
14 off, therefore leaving the drain terminal of the p-channel device 1400 at  $V_{CC}$ ,  
15 which drives the p-channel gate 1402. P-channel 1402 will be off and its drain  
16 terminal will be at ground because of the n-channel transistor 1406. Under  
17 these conditions, transistor 1407 is off, the voltage at node 4109 is high and the  
18 BURNIN signal is low (logic zero).

19 Conversely, under burn-in conditions,  $V_{CC}$  goes high (about 5 volts).  $V_{CC}$   
20 then raises the stack of n-channel diodes 1404, which then overdrive the p-  
21 channel device 1400, bringing the source terminal of the device 1400 away from  
22  $V_{CC}$ , which then turns on the p-channel gate 1402. Turning the p-channel gate  
23 1402 on, overdrives the n-channel transistor 1406 which turns on switching

1 transistor 1407. Once transistor 1407 is on, the voltage on node 1409 goes low  
2 and drives the logic circuit 1408 to produce a BURNIN logic value of 1.

3 A high BURNIN value activates BURNIN\_P gate 1410 by turning off  
4 transistor 1412. Ground then propagates through transistors 1416 and 1418  
5 and turns on transistor 1414, driving up the value of BURNIN\_P to V<sub>CCP</sub>. A  
6 value of BURNIN\_P larger than V<sub>CC</sub> turns on the switching elements of the  
7 protective circuits PC1-PC4, thus activating the voltage clamps and preventing  
8 over-voltage damage. When BURNIN is low, transistor 412 is on, and transistor  
9 1414 is off, thus drivng BURNIN\_P close to ground and turning off the  
10 protective circuits PC1-PC4.

11 Figure 1248 is a schematic diagram of the pump regulator 1500 of Figure  
12 245. Pump regulator 1500 monitors V<sub>CCP</sub>, and produces an output signal  
13 VCCPREG, which is used as a control signal for the oscillator 1012'. The values  
14 for the IC elements are given in width over length of drawn microns. The pump  
15 regulator 1500 is a set voltage regulator having a reference voltage for turn-on  
16 (turn-on voltage = 4.7 volts) and a fixed reference voltage for turn-off (turn-off  
17 voltage 4.9 to 5.0 volts), having therefore a built-in hysteresis. Basically, the  
18 regulator behaves as a comparator with hysteresis. Anytime V<sub>CCP</sub> goes below  
19 the turn-on voltage, the pump regulator produces a high VCCPREG signal  
20 which activates the oscillator 1012', thus cycling the charge pump and raising  
21 V<sub>CCP</sub>. Signal VCCPREG remains high until the value of V<sub>CCP</sub> rises above the  
22 turn-off voltage. The regulator 1500 then drives VCCPREG low, which turns

1 OFF the oscillator 1012'. The regulator 1500 then resets itself, and waits until  
2 the next turn-on cycle.

3 Pump regulator 1500 includes two n-well capacitors 1510 and 1512, each  
4 having a first plate coupled to node 1514 and a second plate. When the EN\*  
5 enable signal is high, the transistor 1514 is on, and the voltage at node 1514  
6 equals  $V_{CCP}$ . The voltage of the second plate of the n-well capacitors is set by  
7 diode chain 1530. When the second plate on the n-well capacitors 1510 and  
8 1512 goes too low, then p-channel transistor 1540 turns on and propagates  
9 through a series of invertors 1560, which produce signal VCCPREG to turn the  
10 isolator on. When  $V_{CCP}$  crawls up high enough again, the voltage of the second  
11 plate of capacitor 512 rises and to turns off p-channel device 1540, thus driving  
12 VCCPREG low.

13 Practice of the present invention as it relates ot charge pump circuitry  
14 includes use of a method in one embodiment that includes the steps (numbered  
15 solely for convenience of reference):

- 16 (1) maintaining a first voltage on a first plate of a first capacitor while  
17 storing a first charge on a second plate of the first capacitor;
- 18 (2) stepping the voltage on the first plate of the first capacitor thereby  
19 developing a first stepped voltage on the second plate of the first capacitor;
- 20 (3) coupling the first stepped voltage to a pass transistor;
- 21 (4) maintaining a second voltage on a first plate of a second capacitor  
22 while storing a second charge on a second plate of the second capacitor;

(5) stepping the voltage on the first plate of the second capacitor thereby developing a second stepped voltage on the second plate of the second capacitor;

(6) coupling the second stepped voltage to the first plate of a third capacitor;

(7) stepping the voltage on the second plate of the third capacitor thereby developing a third stepped voltage on the first plate of the third capacitor; and

(8) coupling the third stepped voltage to a control terminal of the pass transistor thereby enabling the first stepped voltage to power the circuit.

The method in one embodiment is performed using some of the components and signals shown in Figures 242 and 243. Cooperation of oscillator 1012, pump driver 1016, timing circuit 1104, capacitor C4, transistor Q8, and signals H and Z accomplish step (1). Operation of timing circuit 1104 to provide signal H accomplishes the operation of stepping in step (2). In step (2) the first stepped voltage is a characteristic value of signal Z. Signal Z is coupled by line 1158 to transistor Q10 accomplishing step (3).

Cooperation of capacitor C1, transistor Q1 and signals M and L accomplish step (4). These components cooperate as first generating means for providing a voltage W by time T22. Cooperation of timing circuit 1104 of another charge pump to provide signal L therein and consequently signal M herein accomplishes the operation of stepping in step (5). In step (5) the stepped voltage is a characteristic value of signal W.

1 Cooperation of timing circuit 1104 of another charge pump to provide  
2 signals N and J therein and consequently signal K herein along with transistors  
3 Q2 and Q3 accomplish step (6) with respect to capacitor C3. These circuits and  
4 components cooperate as means responsive to a timing signal for selectively  
5 coupling the first generating means to a second generating means.

6 Cooperation of oscillator 1012, pump driver 1016, timing circuit 1104,  
7 capacitor C3, and signal N accomplish step (7). These components cooperate as  
8 a second generating means for providing another stepped voltage. The stepped  
9 voltage is a characteristic value of signal J at time T28. The stepped voltage is  
10 outside the range of power, i.e., V<sub>CC</sub>, and reference, i.e., GND, voltages applied  
11 to integrated circuit 8 of which charge pump 100 is a part. Finally, line 1136  
12 couples signal J to the gate of transistors Q10, accomplishing step (8).

13 In the method discussed above, steps 1-3 occur while steps 7-8 are  
14 occurring as shown in Figure 243 by the partial overlap in time of signals H and  
15 N.

16 The foregoing description discusses preferred embodiments of the charge  
17 pump circuitry in accordance with the present invention, which may be changed  
18 or modified without departing from the scope of the present invention. For  
19 example, N-channel FETs discussed above may be replaced with P-channel  
20 FETs (and vice versa) in some applications with appropriate polarity changes  
21 in controlling signals as required. Moreover, the FETs discussed above  
22 generally represent active devices which may be replaced with bipolar or other  
23 technology active devices. Still further, those skilled in the art will understand

1 that the logical elements described above may be formed using a wide variety  
2 of logical gates employing any polarity of input or output signals and that the  
3 logical values described above may be implemented using different voltage  
4 polarities. As an example, an AND element may be formed using AND gate or  
5 an NAND gate when all input signals exhibit a positive logic convention or it  
6 may be formed using an OR gate or a NOR gate when all input signals exhibit  
7 a negative logic convention.

8

9       From the foregoing detailed description of a specific embodiment of the  
10 invention, it should be apparent that a high-density monolithic semiconductor  
11 memory device numerous features that collectively and/or individually prove  
12 beneficial with regard to the device's density, speed, reliability, cost,  
13 functionality, and size, among other factors, has been disclosed. Although a  
14 specific embodiment of the invention has been described herein in considerable  
15 detail, this has been done for the purposes of providing an enabling disclosure  
16 of the presently preferred embodiment of the invention, and is not intended to  
17 be limiting with regard to the scope of the invention or inventions embodied  
18 therein.

19       It is contemplated that a great many substitutions, alterations,  
20 modifications, omissions, and/or additions, including but not limited to those  
21 design options and other variables specifically discussed herein, may be made  
22 to the disclosed embodiment of the invention without departing from the spirit  
23 and scope of the invention as defined in the appended claims.